

S3 Family 8-Bit Microcontrollers

S3F80Q5 MCU

Product Specification

PS030903-1017

PRELIMINARY



Copyright ©2017 Zilog[®], Inc. All rights reserved. www.zilog.com





ii

Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS.

LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer

©2017 Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

S3 and Z8 are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.



iii

Revision History

Each instance in this document's revision history reflects a change from its previous edition. For more details, refer to the corresponding page(s) or appropriate links furnished in the table below.

Date	Revision Level	Description	Page
Oct 2017	03	Added Zilog Library-based Development Platform and updated to most current 3rd party tools	CH 21
		Changed package type description from ELP to QFN	Various
		Corrected minor typos.	Various
Jan 2015	02	Updated the Third Parties for Development Tools section.	21-7
Mar 2014	01	Original Zilog issue. Corrected pin circuit diagrams, Figures 1-3 through 1- 8; added "H" hex valuator consistent to industry standards, Table 2-2; cor- rected hex address of FRT Control Register from FEH to FCH; changed "First interrupt" to "Fast interrupt", Figure 6-1; replaced "seven" with "three", deleted "(bit 6 is not used for the S3F80P5)" in Note 1, P3CON Register; corrected superscript/exponent issue, DIV instruction; deleted "bit [7]" from SED &R bullet.	1-8 4-4, 4-13 4-29 6-5 6-37 8-1
Aug 2013	1.10	First release.	
Mar 2013	1.00	Second draft.	
Dec 2011	0.00	Preliminary spec for internal release only.	



Table of Contents

Table of Contents	iv
List of Figures	x
List of Tables	xiii
List of Examples	xv
1 Product Overview	1-1
1.1 S3C8/S3F8-Series Microcontrollers	
1.2 S3F80Q5 Microcontroller	
1.3 Features	
1.4 Block Diagram	
1.4.1 24-Pin Package 1.5 Pin Assignments	
1.6 Pin Circuits	
2 Address Space	
2.1 Overview.	
2.2 Program Memory	
2.2.1 Smart Option	
2.3 Register Architecture	
2.3.1 Register Page Pointer (PP)	
2.3.2 Register Set 1	
2.3.3 Register Set 2	
2.3.4 Prime Register Space	
2.3.5 Working Registers	
2.3.6 Using the Register Pointers	2-11
2.4 Register Addressing	
2.4.1 Common Working Register Area (C0H-CFH)	
2.4.2 4-bit Working Register Addressing	
2.4.3 8-bit Working Register Addressing	
2.5 System and User Stacks 2.5.1 Stack Operations	
3 Addressing Modes	
3.1 Overview	
3.1.1 Register Addressing Mode (R)	
3.1.2 Indirect Register Addressing Mode (IR)	
3.1.3 Indexed Addressing Mode (X)	
3.1.4 Direct Address Mode (DA)	
3.1.5 Indirect Address Mode (IA)	
3.1.6 Relative Address Mode (RA) 3.1.7 Immediate Mode (IM)	
4 Control Registers	
4.1 Overview	
4.2 Register Map Summary	4-2

4.2.1 BTCON: Basic Timer Control Register (D3H, Set1, Bank0)	4.6
4.2.2 CACON: Counter A Control Register (F3H, Set1, Bank0) 4.2.3 CLKCON: System Clock Control Register (D4H, Set1, Bank0)	
4.2.4 EMT: External Memory Timing Register (NOTE) (FEH, Set1, Bank0)	
4.2.5 FLAGS: System Flags Register (D5H, Set1, Bank0)	
4.2.6 FMCON: Flash Memory Control Register (EFH, Set1, Bank1)	
4.2.7 FMSECH: Flash Memory Sector Address Register (High Byte) (ECH, Set1, Bank1)	
4.2.8 FMSECL: Flash Memory Sector Address Register (Low Byte) (EDH, Set1, Bank1)	
4.2.9 FMUSR: Flash Memory User Programming Enable Register (EEH, Set1, Bank1)	
4.2.10 FRTCON: FRT Control Register (FCH, Set1, Bank1)	
4.2.11 IMR: Interrupt Mask Register (DDH, Set1, Bank0)	
4.2.12 IPH: Instruction Pointer (High Byte) (DAH, Set1, Bank0)	
4.2.13 IPL: Instruction Pointer (Low Byte) (DBH, Set1, Bank0)	
4.2.14 IPR: Interrupt Priority Register (FFH, Set1, Bank0)	
4.2.15 IRQ: Interrupt Request Register (DCH, Set1, Bank0)	
4.2.16 LVDCON: LVD Control Register (E0H, Set1, Bank1)	
4.2.17 LVDSEL: LVD Flag Level Selection Register (F1H, Set1, Bank1	
4.2.18 POCONH: Port 0 Control Register (High Byte) (E8H, Set1, Bank0)	
4.2.19 POCONL: Port 0 Control Register (Low Byte) (E9H, Set1, Bank0)	
4.2.20 POINT: Port 0 External Interrupt Enable Register (F1H, Set1, Bank0)	
4.2.21 POPND: Port 0 External Interrupt Pending Register (F2H, Set1, Bank0)	
4.2.22 POPUR: Port 0 Pull-up Resistor Enable Register (E7H, Set1, Bank0)	
4.2.23 P1CONH: Port 1 Control Register (High Byte) (EAH, Set1, Bank0)	
4.2.24 P1CONL: Port 1 Control Register (Low Byte) (EBH, Set1, Bank0)	
4.2.25 P1OUTPU: Port 1 Output Pull-Up Resistor Enable Register (F2H, Set1, Bank1)	
4.2.26 P2CONL: Port 2 Control Register (Low Byte) (EDH, Set1, Bank0)	
4.2.27 P2INT: Port 2 External Interrupt Enable Register (E5H, Set1, Bank0)	
4.2.28 P2OUTMD: Port 2 Output Mode Selection Register (F3H, Set1, Bank1)	
4.2.29 P2PND: Port 2 External Interrupt Pending Register (E6H, Set1, Bank0)	
4.2.30 P2PUR: Port 2 Pull-Up Resistor Enable Register (EEH, Set1, Bank0)	
4.2.31 P3CON: Port 3 Control Register (EFH, Set1, Bank0) 4.2.32 P3OUTPU: Port 3 Output Pull-Up Resistor Enable Register (F4H, Set1, Bank1)	
4.2.33 PP: Register Page Pointer (DFH, Set1, Bank0) 4.2.34 RESETID: Reset Source Indicating Register (F0H, Set1, Bank1)	
4.2.34 RESETID. Reset Source indicating Register (FOH, Set1, Bankr)	
4.2.35 RP0. Register Pointer 0 (Don, Set1, Banko)	
4.2.37 SPL: Stack Pointer (Low Byte) (D9H, Set1, Bank0)	
4.2.37 SPL Stack Pointer (Low Byte) (D9H, Set1, Bank0)	
4.2.39 SPICON. SPI Control Register (EAH, Set1, Bank1)	
4.2.39 SFISTAT: SFI Status Register (EAR, Set1, Bank1)	
4.2.41 SYM: System Mode Register (DEH, Set1, Bank0)	
4.2.42 TOCON: Timer 0 Control Register (D2H, Set1, Banko)	
4.2.43 T1CON: Timer 1 Control Register (FAH, Set1, Banko)	
4.2.44 T2CON: Timer 2 Control Register (E8H, Set1, Bankt)	
5 Interrupt Structure	5-1
•	
5.1 Overview	
5.1.1 Levels	
5.1.2 Vectors	
5.1.3 Sources	
5.1.4 Interrupt Types	
5.1.5 Interrupt Vector Addresses	
5.1.6 Enable/Disable Interrupt Instructions (EI, DI)	
5.1.7 Interrupt Processing Control Points	
5.1.8 Peripheral Interrupt Control Registers	
5.1.9 System Mode Register (SYM)	
5.1.10 Interrupt Mask Register (IMR)	



5.1.11 Interrupt Priority Register (IPR)	5-11
5.1.12 Interrupt Request Register (IRQ)	
5.1.13 Interrupt Pending Function Types	
5.1.14 Interrupt Source Polling Sequence	
5.1.15 Interrupt Service Routines	
5.1.16 Generating interrupt Vector Addresses	
5.1.17 Nesting of Vectored Interrupts	
5.1.18 Instruction Pointer (IP)	
5.1.19 Fast Interrupt Processing	
6 Instruction Set	6-1
6.1 Overview	6-1
6.1.1 Data Types	6-1
6.1.2 Register Addressing	
6.1.3 Addressing Modes	
6.2 Flags Register (FLAGS)	
6.2.1 Flag Descriptions	
6.2.2 Instruction Set Notation	
6.2.3 Condition Codes	
6.3 Instruction Descriptions	
6.3.1 ADC-Add with Carry	
6.3.2 ADD-Add	
6.3.3 AND-Logical AND	
6.3.4 BAND-Bit AND	
6.3.5 BCP-Bit Compare	
6.3.6 BITC-Bit Complement	
6.3.7 BITR-Bit Reset	
6.3.8 BITS-Bit Set	
6.3.9 BOR-Bit OR	
6.3.10 BTJRF-Bit Test, Jump Relative on False	
6.3.11 BTJRT-Bit Test, Jump Relative on True	
6.3.12 BXOR-Bit XOR	
6.3.13 CALL-Call Procedure	
6.3.14 CCF-Complement Carry Flag	
6.3.15 CLR-Clear	
6.3.16 COM-Complement	
6.3.17 CP-Compare	
6.3.18 CPIJE-Compare, Increment, and Jump on Equal	
6.3.19 CPIJNE-Compare, Increment, and Jump on Non-Equal	
6.3.20 DA-Decimal Adjust	
6.3.21 DEC-Decrement	
6.3.22 DECW-Decrement Word	
6.3.23 DI-Disable Interrupts	
6.3.24 DIV-Divide (Unsigned)	
6.3.25 DJNZ-Decrement and Jump if Non-Zero	
6.3.26 EI-Enable Interrupts	
6.3.27 ENTER-Enter	
6.3.28 EXIT-Exit	
6.3.29 IDLE-Idle Operation	
6.3.30 INC-Increment	
6.3.31 INCW-Increment Word	
6.3.32 IRET-Interrupt Return	
6.3.33 JP-Jump	
6.3.34 JR-Jump Relative	
6.3.35 LD-Load	
6.3.36 LDB-Load Bit	
6.3.37 LDC/LDE-Load Memory	6-51

6.2.29 LDCD/LDCD Load Mamary and Decrement	6 50
6.3.38 LDCD/LDED-Load Memory and Decrement	
6.3.39 LDCI/LDEI-Load Memory and Increment	6-54
6.3.40 LDCPD/LDEPD-Load Memory with Pre-Decrement	6-55
6.3.41 LDCPI/LDEPI-Load Memory with Pre-Increment	6-56
6.3.42 LDW-Load Word	6-57
6.3.43 MULT-Multiply (Unsigned)	
6.3.44 NEXT-Next	
6.3.45 NOP-No Operation	
6.3.46 OR-Logical OR	
6.3.47 POP-Pop from Stack	
6.3.48 POPUD-Pop User Stack (Decrementing)	6-63
6.3.49 POPUI-Pop User Stack (Incrementing)	6-64
6.3.50 PUSH-Push to Stack	
6.3.51 PUSHUD-Push User Stack (Decrementing)	
6.3.52 PUSHUI-Push User Stack (Incrementing)	
6.3.53 RCF-Reset Carry Flag	
6.3.54 RET-Return	
6.3.55 RL-Rotate Left	6-70
6.3.56 RLC-Rotate Left Through Carry	6-71
6.3.57 RR-Rotate Right	
6.3.58 RRC-Rotate Right through Carry	6-73
6.3.59 SB0-Select Bank 0	
6.3.60 SB1-Select Bank 1	
6.3.61 SBC-Subtract with Carry	
6.3.62 SCF-Set Carry Flag	6-77
6.3.63 SRA-Shift Right Arithmetic	6-78
6.3.64 SRP/SRP0/SRP1-Set Register Pointer	6-79
6.3.65 STOP-Stop Operation	
6.3.66 SUB-Subtract	
6.3.67 SWAP-Swap Nibbles	
6.3.68 TCM-Test Complement under Mask	
6.3.69 TM-Test under Mask	6-84
6.3.70 WFI-Wait for Interrupt	6-85
6.3.71 XOR-Logical Exclusive OR	6-86
7 Clock and Power Circuits	7-1
7.1 Overview	7 4
7.1.1 System Clock Circuit	
7.1.2 Clock Status during Power-Down Modes	
7.1.3 System Clock Control Register (CLKCON)	7-4
8 RESET	8-1
8.1 Overview	8-1
8.1.1 Reset Sources	
8.1.2 Reset Mechanism	
8.1.3 Watch Dog Timer Reset	
8.1.4 LVD Reset	
8.1.5 Internal Power-On Reset	
8.1.6 External Interrupt Reset	8-6
8.1.7 Stop Error Detection & Recovery	
8.1.8 Power-Down Modes	
8.1.9 Backup Mode	
8.1.10 Stop Mode	
8.1.11 Using an FRT Interrupt to Release Stop Mode	
8.1.12 System Reset Operation	
8.1.13 Hardware Reset Values	8-14

8.1.14 Recommendation for Unusued Pins 8.1.15 Summary Table of Backup Mode, Stop Mode, and Reset Status	
9 I/O Ports	9-1
9.1 Overview	9-1
9.1.1 Port Data Registers	
9.1.2 Pull-Up Resistor Enable Registers	9-3
10 Basic Timer and Timer 0	10-1
10.1 Overview	
10.1.1 Basic Timer (BT)	10-1
10.1.2 Basic Timer Control Register (BTCON)	
10.1.3 Basic Timer Function Description 10.1.4 Timer 0 Control Register (T0CON)	
10.1.5 Timer 0 Function Description	
11 Timer 1	11-1
11.1 Overview	
11.1.1 Timer 1 Overflow Interrupt	
11.1.2 Timer 1 Capture Interrupt 11.1.3 Timer 1 Match Interrupt	
11.1.4 Timer 1 Control Register (T1CON)	11-5
12 Counter A	
12.1 Overview	
12.1.1 Counter A Control Register (CACON)	
12.1.2 Counter A Pulse Width Calculations 12.1.3 To Generate 38 kHz, 1/3 Duty Signal through P3.1	
12.1.4 To Generate a One-Pulse Signal through P3.1	
13 Timer 2	13-1
13.1 Overview	
13.1.1 Timer 2 Overflow Interrupt	
13.1.2 Timer 2 Capture Interrupt 13.1.3 Timer 2 Match interrupt	
13.1.4 Timer 2 Control Register (T2CON)	
14 Embedded Flash Memory Interface	
14.1 Overview	
14.2 Flash ROM Configuration	
14.3 User Program Mode 14.3.1 ISP [™] (On-Board Programming) SECTOR	14-2 14-2
14.3.2 Smart Option	
14.3.3 ISP Reset Vector and ISP Sector Size	14-5
14.4 Flash Memory Control Registers (User Program Mode)	
14.4.1 Flash Memory Control Register (FMCON)	
14.4.2 Flash Memory User Programming Enable Register (FMUSR) 14.4.3 Flash Memory sector Address Registers	
14.4.4 Sector Erase	
14.4.5 Programming	
14.4.6 Reading	14-15
14.4.7 Hard Lock Protection	14-16
15 Low Voltage Detector	15-17
15.1 Overview	15-17

15.1.1 LVD	.15-18
15.1.2 LVD FLAG	
15.1.3 Low Voltage Detector Control Register (LVDCON)	.15-20
15.1.4 Low Voltage Detector Flag Selection Register (LVDSEL)	.15-20
16 SPI-Serial Peripheral Interface	16-1
16.1 Overview	16-1
16.1.1 Operation as an SPI Master	
16.1.2 Master SCK Selection	
16.1.3 Operation as an SPI Slave	
16.1.4 SPI Status and Control.	
16.1.5 SPI Interrupt	
16.1.6 SPI System Errors	
16.1.7 SPI Control Register (SPICON)	
16.1.8 SPI Status Register (SPISTAT)	
16.1.9 SPI Data Register (SPIDATA)	16-9
17 FRT 17-1	
17.1 Overview	17-1
17.1.1 FRT Match Interrupt	
17.1.2 FRT Control Register (FRTCON)	
18 Electrical Data	18-1
18.1 Overview	18-1
18.2 Absolute Maximum Ratings	18-2
18.3 D.C. Electrical Characteristics	18-3
18.4 A.C. Electrical Characteristics	
18.5 Oscillation Characteristics	
19 Mechanical Data	.19-12
19.1 Overview	10 12
19.1 Overview	19-12
20 S3F80Q5 Flash MCU	
20.1 Overview	
20.2 Pin Assignment	
20.2.1 Operating Mode Characteristics	20-3
21 Development Tools	21-1
21.1 Overview	21-1
21.2 Emulator-based Development System	21-1
21.2.1 Host Software	
21.2.2 Target Boards	
21.2.3 Optional Probe Adapter Cable(s) and Application Board	
21.3 Zilog Library-based Development Platform	
21.3.1 Zilog Developer Platform Components	
21.3.2 Compatibility with 3 rd Party Tools	21-8
21.3.3 Benefits and Limitations of Zilog Development Tools	21-8
21.3.4 Development Tools	

List of Figures

Figure Number

Title

Page Number

Figure 1-1	Block Diagram (24-Pin)	1-5
	Pin Assignment Diagram (24-Pin QFN Package)	
	Pin Circuit Type 1 (Port 0)	
	Pin Circuit Type 2 (Port 1.0-P1.3)	
	Pin Circuit Type 3 (Port 1.4-P1.7)	
•	Pin Circuit Type 4 (Port 2)	
•	Pin Circuit Type 5 (P3.0)	
	Pin Circuit Type 6 (P3.1)	
Figure 2-1		
0	Smart Option	
Figure 2-3	•	
•	Register Page Pointer (PP)	
Figure 2-5		
Figure 2-6	8-byte Working Register Areas (Slices)	
Figure 2-7	Contiguous 16-byte Working Register Block	
Figure 2-8	Non-Contiguous 16-byte Working Register Block	2-12
Figure 2-9	16-bit Register Pair	2-13
Figure 2-10	Register File Addressing	2-14
Figure 2-11	Common Working Register Area	2-15
Figure 2-12	4-bit Working Register Addressing	2-18
Figure 2-13	4-bit Working Register Addressing Example	2-18
	8-bit Working Register Addressing	
Figure 2-15	8-bit Working Register Addressing Example	2-20
	Stack Operations	
•	Register Addressing	
Figure 3-2	Working Register Addressing	
Figure 3-3		
Figure 3-4	Indirect Register Addressing to Program Memory	
Figure 3-5		
Figure 3-6	Indirect Working Register Addressing to Program or Data Memory	
Figure 3-7		
Figure 3-8		
	Indexed Addressing to Program or Data Memory	
	Direct Addressing for Load Instructions	
	Direct Addressing for Call and Jump Instructions	
	Indirect Addressing	
	Relative Addressing	
	Immediate Addressing	
-	Register Description Format	
Figure 5-1	S3C8/S3F8-Series Interrupt Types	
-	S3F80Q5 Interrupt Structure	
Figure 5-3	ROM Vector Address Area	
Figure 5-4	Interrupt Function Diagram	
Figure 5-5	System Mode Register (SYM)	
Figure 5-6	Interrupt Mask Register (IMR)	
Figure 5-7	Interrupt Request Priority Groups	

Figure 5-8	Interrupt Priority Register (IPR)	
Figure 5-9	Interrupt Request Register (IRQ)	
Figure 6-1	System Flags Register (FLAGS)	
Figure 7-1	Main Oscillator Circuit (External Crystal or Ceramic Resonator)	
Figure 7-2	External Clock Circuit	7-2
Figure 7-3	System Clock Circuit Diagram	7-3
Figure 7-4	System Clock Control Register (CLKCON)	7-4
Figure 7-5	Power Circuit (VDD)	
Figure 7-6	Guide Line of Chip Operating Voltage	
Figure 8-1	RESET Sources of the S3F80Q5	
	RESET Block Diagram of the S3F80Q5	
Figure 8-3	RESET Block Diagram by LVD for the S3F80Q5 in Stop Mode	
Figure 8-4	Timing Diagram for Internal Power-On Reset Circuit	
Figure 8-5	Reset Timing Diagram for the S3F80Q5 in Stop Mode by IPOR	8-5
Figure 8-6	Block Diagram for Backup Mode	8-8
Figure 8-7	Timing Diagram for Backup Mode Input and Released by LVD	8-8
Figure 8-8	Timing Diagram for Backup Mode Input in Stop Mode	
Figure 9-1	S3F80Q5 I/O Port Data Register Format	
	Pull-up Resistor Enable Registers (Port 0 and Port 2)	
Figure 10-1		
	Timer 0 Control Register (T0CON)	
		10-5
Figure 10-3		
Figure 10-4		
Figure 10-5		
	Simplified Timer 0 Function Diagram: Capture Mode	
Figure 10-7		
Figure 11-1		
	Simplified Timer 1 Function Diagram: Interval Timer Mode	
Figure 11-3		
Figure 11-4		
Figure 11-5		
Figure 12-1		
	Counter A Control Register (CACON)	
•	Counter A Registers	
Figure 12-4		
Figure 13-1		
	Simplified Timer 2 Function Diagram: Interval Timer Mode	
	Timer 2 Block Diagram	
	Timer 2 Control Register (T2CON)	
	Timer 2 Registers (T2CNTH, T2CNTL, T2DATAH, T2DATAL)	
Figure 14-1	5 7 1	
Figure 14-2		
Figure 14-3		
Figure 14-4		
Figure 14-5		
Figure 14-6	Flash Memory Sector Address Register (FMSECL)	.14-7
Figure 14-7	Sector Configurations in User Program Mode	.14-8
Figure 14-8	Sector Erase Flowchart in User Program Mode	.14-9
Figure 14-9	Byte Program Flowchart in a User Program Mode	4-11
	0 Program Flowchart in a User Program Mode	
	Low Voltage Detect (LVD) Block Diagram	
	Low Voltage Detect Control Register (LVDCON)	
Figure 15-3	Low Voltage Detect Flag Selection Register (LVDSEL)	5-20
Figure 16-1		
Figure 16-2	SPI Data Timing	16-3
	SPI Control Register (SPICON)	
Figure 16-4	SPI Status Register (SPISTAT)	.16-8



Figure 16-5	SPI Data Register (SPIDATA)	
	FRT Block Diagram	
Figure 17-2	FRT Control Register (FRTCON)	17-3
	FRT Registers (FRTCNT0 to FRTCNT2, FRTDAT0 to FRT2)	
	Stop Mode to Normal Mode Timing Diagram (1)	
Figure 18-2	Stop Mode to Normal Mode Timing Diagram (2)	
	Input Timing for External Interrupts (Port 0 and Port 2)	
Figure 18-4	Operating Voltage Range of S3F80Q5	
	24-Pin QFN Package Mechanical Data	
Figure 20-1	Pin Assignment Diagram (24-Pin QFN Package)	20-2
Figure 21-1	Emulator-based Development System Configuration	21-2
Figure 21-2	TB80Q0 Target Board Configuration	21-3
Figure 21-3	50-Pin Connector Pin Assignment for User System	21-5
Figure 21-4	TB80Q0 Probe Adapter Cable and Application Board	21-6
	Zilog Development Platform	
Figure 21-6	PCB Design Guide for In System Programming	21-7

List of Tables

Table Number

Title

Page Number

Table 1-1	Pin Descriptions of 24 OEN	1 7
Table 1-1	Pin Descriptions of 24-QFN The Summary of S3F80Q5 Register Type	
Table 2-1		
Table 4-1 Table 4-2	Mapped Registers (Bank 0, Set 1) Mapped Registers (Bank 1, Set 1)	
	Each Function Description and Pin Assignment of P3CON in 24-Pin Package	
Table 4-3	S3F80Q5 Interrupt Vectors	
Table 5-1		
Table 5-2	Interrupt Control Register Overview	
Table 5-3	Vectored Interrupt Source Control and Data Registers	
Table 6-1	Instruction Group Summary	
Table 6-2	Flag Notation Conventions	
Table 6-3	Instruction Set Symbols	
Table 6-4	Instruction Notation Conventions	
Table 6-5	Opcode Quick Reference $(0 - 7)$	
Table 6-6	Opcode Quick Reference (8 – F)	
Table 6-7		
Table 7-1		
Table 8-1		
	Set 1, Bank 0 Register Values after Reset Set 1, Bank 1 Register Values after Reset	
Table 8-4	Reset Generation According to the Condition of Smart Option	
Table 8-5 Table 8-6	Guideline for Unused Pins to Reduced Power Consumption	
	Summary of Each Mode Port Configuration Overview (24-QFN)	
Table 9-1	Port Data Register Summary	
	ISP Sector Size	
	Reset Vector Address	
	LVD Enable Time	
	SPI Pin Assignment	
	SCK Rate Selection	
	Absolute Maximum Ratings	
	D.C. Electrical Characteristics	
	Characteristics of Low Voltage Detect Circuit	
	LVD Enable Time	
	Power On Reset Circuit	
	Falling and Rising Time of Operating Voltage	
Table 18-7		18-5
	A.C. Electrical Characteristics	
	Oscillation Characteristics	
	0 Input/Output Capacitance	
Table 18-1		
	2 Oscillation Stabilization Time	
	3 AC Electrical Characteristics for Internal Flash ROM	
	4 ESD Characteristics	
	4 SPI Interface Transmit/Receive Timing Constants	
	Descriptions of Pins Used to Read/Write the Flash ROM	
	Operating Mode Selection Criteria	



Table 21-1	Setting of the Jumper in TB80Q0) Target Board	21-4
------------	---------------------------------	----------------	------


List of Examples

Example Number

Title

Page Number

Example 2-1	Setting the Register Pointers	2-11
	Using the RPs to Calculate the Sum of a Series of Registers	
	Addressing the Common Working Register Area	
	Standard Stack Operations Using PUSH and POP	
	To Enter Stop Mode	
	Configuring the Basic Timer	
	Programming Timer 0	
	To Generate 38 kHz, 1/3 Duty Signal through P3.1	
	To Generate a One-Pulse Signal through P3.1	
	Sector Erase	
	Programming	
Example 14-3	Reading	
	Hard Lock Protection	





Product Overview

1.1 S3C8/S3F8-Series Microcontrollers

Zilog's S3C8/S3F8-series of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals, and various Flash memory ROM sizes.

Important CPU features include:

- Efficient register-oriented architecture
- Selectable CPU clock sources
- Idle and Stop power-down mode release by interrupts
- Built-in basic timer with watchdog function

A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum four CPU clocks) can be assigned to specific interrupt levels.



1.2 S3F80Q5 Microcontroller

The S3F80Q5 single-chip CMOS microcontroller is fabricated using a highly advanced CMOS process and is based on Zilog's newest CPU architecture.

The S3F80Q5 is the microcontroller which has 18KB Flash Memory ROM.

Using a proven modular design approach, Zilog engineers developed S3F80Q5 by integrating the following peripheral modules with the powerful SAM8 RC core:

- Internal LVD circuit and 9-bit programmable pins for external interrupts.
- One 8-bit basic timer for oscillation stabilization and watchdog function (system reset).
- One 8-bit Timer/counter with three operating modes.
- Two 16-bit timer/counters with selectable operating modes.
- One 8-bit counter with auto-reload function and one-shot or repeat control.
- One 24-bit free running timer.
- One 8-bit SPI.

The S3F80Q5 is a versatile general-purpose microcontroller, which is especially suitable for use as remote transmitter controller. It is currently available in 24-pin QFN package.



1.3 Features

CPU

SAM8 RC CPU core

Memory

- Program memory:
 - 18KB Internal Flash Memory
 - 10 years data retention
 - Endurance: 10,000 Erase/Program cycles
 - Byte Programmable
 - User programmable by "LDC" instruction
- Executable memory: 1KB RAM
- Data memory: 272 byte general purpose RAM

Instruction Set

- 78 instructions
- IDLE and STOP instructions added for power-down modes

Instruction Execution Time

• 500 ns at 8 MHz f_{OSC} (Minimum)

Interrupts

• 19 interrupt sources with 16 vectors and 7 levels (24-QFN)

I/O Ports

• Two 8-bit I/O ports (P0, P1), one 1-bit (P2) and 2-bit (P3) for a total of 19-bit programmable pins (24-QFN)

Carrier Frequency Generator

• One 8-bit counter with auto-reload function and one-shot or repeat control (Counter A)

Basic Timer and Timer/Counters

- One programmable 8-bit basic timer (BT) for oscillation stabilization control or watchdog timer (software reset) function.
- One 8-bit timer/counter (Timer 0) with three operating modes: Interval mode, Capture and PWM mode.
- One 16-bit timer/counter (Timer 1) with two operating modes: Interval and Capture mode.
- One 16-bit timer/counter (Timer 2) with two operating modes: Interval and Capture mode.
- One 24-bit free running timer (FRT).



One Channel SPI

- Support Master and Slave Mode
- Programmable Clock Pre-Scale

Internal Ring OSC

• 15 KHz \pm 30 % for free running timer (FRT)

Backup Mode

• When V_{DD} is lower than V_{LVD}, LVD is "ON" and the chip enters Backup Mode to block oscillation.

Low Voltage Detect Circuit

- Low voltage detect to get into Backup Mode and Reset. 1.65 V (Typ.) \pm 50 mV
- Low voltage detect to control LVD_Flag bit.
 1.90, 2.00, 2.10, 2.20 V (Typ.) ± 100 mV (selectable)
- LVD-Reset is enabled in the operating mode: When the voltage at V_{DD} is falling down and passing V_{LVD}, the chip enters Backup Mode. The voltage at V_{DD} is rising up, the reset pulse is generated at "V_{DD}> V_{LVD}".
- LVD is disabled in the Stop Mode: If the voltage at V_{DD} is not falling down to V_{POR}, the reset pulse is not generated.

Operating Temperature Range

• −25 °C to +85 °C

Operating Voltage Range

• 1.60 V to 3.6 V at 1 to 8 MHz

Package Types

• 24-pin QFN



1.4 Block Diagram

1.4.1 24-Pin Package




Figure 1-1 Block Diagram (24-Pin)



1.5 Pin Assignments




Figure 1-2 Pin Assignment Diagram (24-Pin QFN Package)



Pin Names	Pin Type	Pin Description	Circuit Type	Pin No.	Shared Functions
P0.0-P0.7	I/O	I/O port with bit-programmable pins. Configurable to input or push-pull output mode. Pull-up resistors are assignable by software. Pins can be assigned individually as external interrupt inputs with noise filters, interrupt enable/disable, and interrupt pending control. SED & R circuit built in P0 for STOP releasing. In the tool mode, P0.0 and P0.1 are assigned as serial MTP interface pins; SDAT and SCLK	1	3-10	Ext. INT (INT0-INT3) (INT4) (SDAT) (SCLK)
P1.0-P1.7	I/O	I/O port with bit-programmable pins. Configurable to input mode or output mode. Pin circuits are either push-pull or n-channel open-drain type (P1.4-P1.7). P1.0 to P1.3 can be used for SPI function.	2 3	11-18	MISO MOSI SCK NSS
P2.0	I/O	I/O port with bit-programmable pin. Configurable to input mode, push-pull output mode, or n- channel open-drain output mode. Pull-up resistor can be assigned by software. Pin can be assigned as external interrupt input with noise filter, interrupt enable/disable, and interrupt pending control.	4	21	Ext. INT (INT5)
P3.0	I/O	I/O port with bit-programmable pin. Configurable to input mode, push-pull output mode, or n- channel open-drain output mode. Input mode with a pull-up resistor can be assigned by software. This port 3 pin has high current drive capability. Also P3.0 can be assigned individually as an output pin for T0PWM or input pin for T0CAP/T1CAP/T2CAP.	5	19	T0PWM/T0CAP /T1CAP/T2CAP
P3.1	I/O	I/O port with bit-programmable pin. Configurable to input mode, push-pull output mode, or n- channel open-drain output mode. Input mode with a pull-up resistor can be assigned by software. This port 3 pin has high current drive capability. Also P3.1 can be assigned individually as an output pin for REM or input pin for TOCK.	6	20	REM/T0CK
X _{IN} X _{OUT}	-	System clock input and output pins	_	24, 1	_
TEST	I	Test signal input pin If on board programming is needed, It is recommended that add a 0.1 μ F capacitor between TEST pin and VSS for better noise immunity; otherwise, connect TEST pin to VSS directly.	_	2	_
V _{DD}	_	Power supply input pin	_	22	_
V _{SS}	-	Ground pin	-	23	_



1.6 Pin Circuits




Figure 1-3 Pin Circuit Type 1 (Port 0)






Figure 1-4 Pin Circuit Type 2 (Port 1.0-P1.3)






Figure 1-5 Pin Circuit Type 3 (Port 1.4-P1.7)






Figure 1-6 Pin Circuit Type 4 (Port 2)






Figure 1-7 Pin Circuit Type 5 (P3.0)






Figure 1-8 Pin Circuit Type 6 (P3.1)







2.1 Overview

The S3F80Q5 microcontroller has two types of address space:

- Internal program memory (Flash memory)
- Internal register file

A 16-bit address bus supports program memory operations. A separate 8-bit register bus carries addresses and data between the CPU and the register file.

The S3F80Q5 has a programmable internal 18KB Flash ROM. An external memory interface is not implemented.

There are 333 mapped registers in the internal register file. Of these, 272 byte are for general-purpose use. (This number includes a 16 byte working register common area that is used as a "scratch area" for data operations, a 192 byte prime register area, and a 64 byte area (Set 2) that is also used for stack operations). Twenty-two 8-bit registers are used for CPU and system control and 39 registers are mapped peripheral control and data registers.



2.2 Program Memory

Program memory stores program code or table data. The S3F80Q5 has 18KB of internal programmable Flash memory. The program memory address range is therefore 0000H-47FFH of Flash memory; (see *Figure 2-1*).

The first 256 bytes of the program memory (0H-0FFH) are reserved for interrupt vector addresses. Unused locations (0000H-00FFH except 03CH, 03DH, 03EH and 03FH) in this address range can be used as normal program memory. The location 03CH, 03DH, 03EH and 03FH is used as Smart Option ROM cell. If you use the vector address area to store program code, be careful to avoid overwriting vector addresses stored in these locations.

The program memory address at which program execution starts after reset is 0100H (default). If you use ISP^{TM} sectors as the ISP^{TM} software storage, the reset vector address can be changed by setting the Smart Option (See <u>Figure 2-2</u>).




Figure 2-1 Program Memory Address Space

NOTE:

- The size of ISP[™] sector can be varied by Smart Option.; (see <u>Figure 2-2</u>). According to the Smart Option setting related to the ISP, ISP reset vector address can be changed one of addresses to be select (200H, 300H, 500H or 900H).
- 2. ISP[™] sector can store On Board Program Software (Refer to Chapter 14 Embedded Flash Memory Interface).



2.2.1 Smart Option

Smart Option is the program memory option for starting condition of the chip. The program memory addresses used by Smart Option are from 003CH to 003FH. The S3F80Q5 only use 003EH and 003FH. User can write any value in the not used addresses (003CH and 003DH). The default value of Smart Option bits in program memory is 0FFH (Normal reset vector address 100H, ISP protection disable). Before execution the program memory code, user can set the Smart Option bits according to the hardware option for user to want to select.




Figure 2-2 Smart Option

NOTE:

- 1. By setting ISP Reset Vector Change Selection Bit (3EH.7) to "0", user can have the available ISP area. If ISP Reset Vector Change Selection Bit (3EH.7) is "1", 3EH.6 and 3EH.5 are meaningless.
- If ISP Reset Vector Change Selection Bit (3EH.7) is "0", user must change ISP reset vector address from 0100H to some address which user want to set reset address (0200H, 0300H, 0500H or 0900H). If the reset vector address is 0200H, the ISP area can be assigned from 0100H to 01FFH (256 bytes). If 0300H, the ISP area can be assigned from 0100H to 02FFH (512 bytes). If 0500H, the ISP area can be assigned from 0100H to 04FFH (1024 bytes). If 0900H, the ISP area can be assigned from 0100H to 08FFH (2048 bytes).
- 3. If ISP Protection Enable/Disable Bit is "0", user can't erase or program the ISP area selected by 3EH.1 and 3EH.0 in Flash memory.
- 4. User can select suitable ISP protection size by 3EH.1 and 3EH.0. If ISP Protection Enable/Disable Bit (3EH.2) is "1", 3EH.1 and 3EH.0 are meaningless.
- External interrupts can be used to release Stop Mode. When RESET Control Bit (3FH.0) is "0" and external interrupts is enabled, external interrupts wake MCU from Stop Mode and generate reset signal. Any falling edge input signals of P0 can wake MCU from Stop Mode and generate reset signal.

When RESET Control Bit (3FH.0) is "1", S3F80Q5 is only released Stop Mode and is not generated reset signal.



2.3 Register Architecture

In the S3F80Q5 implementation, the upper 64 byte area of register files is expanded two 64 byte areas, called set 1 and set 2. The upper 32 byte area of set 1 is further expanded two 32 byte register banks (bank 0 and bank 1), and the lower 32 byte area is a single 32 byte common area.

In case of S3F80Q5 the total number of addressable 8-bit registers is 333. Of these 333 registers, 22 bytes are for CPU and system control registers, 39 bytes are for peripheral control and data registers, 16 bytes are used as shared working registers, and 272 registers are for general-purpose use.

The extension of register space into separately addressable areas (sets, banks) is supported by various addressing mode restrictions: the select bank instructions, SB0 and SB1.

Specific register types and the area occupied in the S3F80Q5 internal register space are summarized in <u>Table 2-1</u>.

Register Type	Number of Bytes	
General-purpose registers (including the 16 byte common working register area, the 64 byte set 2 area and 192 byte prime register area of page 0)	272	
CPU and system control registers	22	
Mapped clock, peripheral, and I/O control and data registers (bank 0: 27 registers, bank 1: 12 registers)	39	
Total Addressable Bytes	333	

Table 2-1 The Summary of S3F80Q5 Register Type






Figure 2-3 Internal Register File Organization



2.3.1 Register Page Pointer (PP)

The S3C8/S3F8-series architecture supports the logical expansion of the physical 333 byte internal register files (using an 8-bit data bus) into as many as 16 separately addressable register pages. Page addressing is controlled by the register page pointer PP (DFH, Set 1, and Bank 0). In the S3F80Q5 microcontroller, a paged register file expansion is not implemented and the register page pointer settings therefore always point to "page 0".

Following a reset, the page pointer's source value (lower nibble) and destination value (upper nibble) are always "0000" automatically. Therefore, S3F80Q5 is always selected page 0 as the source and destination page for register addressing. These page pointer (PP) register settings, as shown in *Figure 2-4*, should not be modified during normal operation.




Figure 2-4 Register Page Pointer (PP)



2.3.2 Register Set 1

The term set 1 refers to the upper 64 bytes of the register file, locations C0H-FFH.

The upper 32 byte area of this 64 byte space (E0H-FFH) is divided into two 32 byte register banks, bank 0 and bank 1. The set register bank instructions SB0 or SB1 are used to address one bank or the other. In the S3F80Q5 microcontroller, bank 1 is implemented. The set register bank instructions, SB0 or SB1, are used to address one bank or the other. A hardware reset operation always selects bank 0 addressing.

The upper two 32 byte area of set 1, bank 0, (E0H-FFH) contains 31 mapped systems and peripheral control registers. Also, the upper 32 byte area of set1, bank1 (E0H-FFH) contains 16 mapped peripheral control register. The lower 32 byte area contains 15 system registers (D0H-DFH) and a 16 byte common working register area (C0H-CFH). You can use the common working register area as a "scratch" area for data operations being performed in other areas of the register file.

Registers in set 1 location are directly accessible at all times using the Register addressing mode. The 16 byte working register area can only be accessed using working register addressing. (For more information about working register addressing, please refer to Chapter 3 Addressing Modes)

2.3.3 Register Set 2

The same 64 byte physical space that is used for set 1 location C0H-FFH is logically duplicated to add another 64 bytes of register space. This expanded area of the register file is called set 2. The set 2 locations (C0H-FFH) is accessible on page 0 in the S3F80Q5 register space.

The logical division of set 1 and set 2 is maintained by means of addressing mode restrictions: You can use only Register addressing mode to access set 1 locations; to access registers in set 2, you must use Register Indirect addressing mode or Indexed addressing mode.

The set 2 register area is commonly used for stack operations.



2.3.4 Prime Register Space

The lower 192 bytes of the 256 byte physical internal register file (00H-BFH) are called the prime register space or, more simply, the prime area. You can access registers in this address using any addressing mode. (In other words, there is no addressing mode restriction for these registers, as is the case for set 1 and set 2 registers.). The prime register area on page 0 is immediately addressable following a reset.




Figure 2-5 Set 1, Set 2, and Prime Area Register Map



2.3.5 Working Registers

Instructions can access specific 8-bit registers or 16-bit register pairs using either 4-bit or 8-bit address fields. When 4-bit working register addressing is used, the 256 byte register file can be seen by the programmer as consisting of 32 8 byte register groups or "slices". Each slice consists of eight 8-bit registers.

Using the two 8-bit register pointers, RP1 and RP0, two working register slices can be selected at any one time to form a 16-byte working register block. Using the register pointers, you can move this 16 byte register block anywhere in the addressable register file, except for the set 2 area.

The terms slice and block are used in this manual to help you visualize the size and relative locations of selected working register spaces:

- One working register slice is 8 bytes (eight 8-bit working registers; R0-R7 or R8-R15)
- One working register block is 16 bytes (sixteen 8-bit working registers; R0-R15)

All of the registers in an 8 byte working register slice have the same binary value for their five most significant address bits. This makes it possible for each register pointer to point to one of the 24 slices in the register file. The base addresses for the two selected 8 byte register slices are contained in register pointers RP0 and RP1.

After a reset, RP0 and RP1 always point to the 16 byte common area in set 1 (C0H-CFH).




Figure 2-6 8-byte Working Register Areas (Slices)



2.3.6 Using the Register Pointers

Register pointers RP0 and RP1, mapped to addresses D6H and D7H in set 1, are used to select two movable 8byte working register slices in the register file. After a reset, they point to the working register common area: RP0 points to addresses C0H-C7H, and RP1 points to addresses C8H-CFH.

To change a register pointer value, you load a new value to RP0 and/or RP1 using an SRP or LD instruction (See *Figure 2-6* and *Figure 2-7*).

With working register addressing, you can only access those two 8-bit slices of the register file that are currently pointed to by RP0 and RP1. You cannot, however, use the register pointers to select a working register space in set 2, C0H-FFH, because these locations can be accessed only using the Indirect Register or Indexed addressing modes.

The selected 16 byte working register block usually consists of two contiguous 8 byte slices. As a general programming guideline, we recommend that RP0 point to the "lower" slice and RP1 point to the "upper" slice (See <u>Figure 2-6</u>). In some cases, it may be necessary to define working register areas in different (non-contiguous) areas of the register file. In <u>Figure 2-7</u>, RP0 points to the "upper" slice and RP1 to the "lower" slice.

Because a register pointer can point to the either of the two 8 byte slices in the working register block, you can define the working register area very flexibly to support program requirements.

SRP SRP1 SRP0 CLR	#70H #48H #0A0H RP0	; RP0 ; RP0 ; RP0 ; RP0 ; RP0	$\downarrow \uparrow \uparrow$	70H, RP1 no change, RP1 A0H, RP1 00H, RP1	← 78H ← 48H, ← no change ← no change
LD	RPU RP1 , #0F8H	;RP0 ;RP0	\leftarrow	DOH, RPI no change, RP1	← no change ← 0F8H

Example 2-1 Setting the Register Pointers




Figure 2-7 Contiguous 16-byte Working Register Block






Figure 2-8 Non-Contiguous 16-byte Working Register Block



SRP0	#80H	;RPO	← 80н
ADD	R0,R1	;R0	← R0 + R1
ADC	R0,R2	;R0	← R0 + R2 + C
ADC	R0,R3	;R0	← R0 + R3 + C
ADC	R0,R4	;R0	← R0 + R4 + C
		50	
of instru	iction code and	its execution	\leftarrow R0 + R5 + C cated in the register R0 (80H). The instruction string used in this example take in time is 36 cycles. late the sum of these registers, the following instruction sequence would have
um of th of instru register	ese six registers	s, 6FH, is loo its executior	cated in the register R0 (80H). The instruction string used in this example take n time is 36 cycles.
um of th of instru register	ese six registers iction code and pointer is not us	s, 6FH, is loo its execution sed to calcula	cated in the register R0 (80H). The instruction string used in this example taken n time is 36 cycles. late the sum of these registers, the following instruction sequence would have
um of th of instru register	ese six registers iction code and pointer is not us 80H, 81H	s, 6FH, is loc its execution sed to calcula ; 80H	cated in the register R0 (80H). The instruction string used in this example take in time is 36 cycles. (ate the sum of these registers, the following instruction sequence would have \leftarrow (80H) + (81H)
um of th of instru register ADD ADC	ese six registers iction code and pointer is not us 80H, 81H 80H, 82H	s, 6FH, is loc its execution sed to calcula ; 80H ; 80H	cated in the register R0 (80H). The instruction string used in this example take in time is 36 cycles. late the sum of these registers, the following instruction sequence would have ← (80H) + (81H) ← (80H) + (82H) + C



2.4 Register Addressing

The S3C8-series register architecture provides an efficient method of working register addressing that takes full advantage of shorter instruction formats to reduce execution time.

With Register (R) addressing mode, in which the operand value is the content of a specific register or register pair, you can access all locations in the register file except for set 2. With working register addressing, you use a register pointer to specify an 8 byte working register space in the register file and an 8-bit register within that space.

Registers are addressed either as a single 8-bit register or as a paired 16-bit register space. In a 16-bit register pair, the address of the first 8-bit register is always an even number and the address of the next register is always an odd number. The most significant byte of the 16-bit data is always stored in the even-numbered register; the least significant byte is always stored in the next (+ 1) odd-numbered register.

Working register addressing differs from Register addressing because it uses a register pointer to identify a specific 8 byte working register space in the internal register file and a specific 8-bit register within that space.





Figure 2-9 16-bit Register Pair









2.4.1 Common Working Register Area (C0H-CFH)

After a reset, register pointers RP0 and RP1 automatically select two 8 byte register slices in set 1, locations C0H– CFH, as the active 16 byte working register block:

- RP0 \rightarrow C0H-C7H
- RP1 \rightarrow C8H-CFH

This 16 byte address range is called common area. That is, locations in this area can be used as working registers by operations that address any location on any page in the register file. Typically, these working registers serve as temporary buffers for data operations.




Figure 2-11 Common Working Register Area



Example 2-3 Addressing the Common Working Register Area

	ng examples show, ter addressing mod	you should access working registers in the common area, locations C0H-CFH, using e only.
Example 1:		
LD	OC2H, 40H	; Invalid addressing mode!
Use w	orking register add	ressing instead:
SRP LD	#0C0H R2, 40H	; R2 (C2H) \leftarrow the value in location 40H
Example 2:		
ADD	0СЗН, #45н	; Invalid addressing mode!
Use w	orking register add	ressing instead:
SRP	#0C0H	
ADD	R3, #45H	; R3 (C3H) 🔶 R3 + 45H



2.4.2 4-bit Working Register Addressing


Each register pointer defines a movable 8 byte slice of working register space. The address information stored in a register pointer serves as an addressing "window" that makes it possible for instructions to access working registers very efficiently using short 4-bit addresses. When an instruction addresses a location in the selected working register area, the address bits are concatenated in the following way to form a complete 8-bit address:

- The high-order bit of the 4-bit address selects one of the register pointers ("0" selects RP0; "1" selects RP1);
- The five high-order bits in the register pointer select an 8-byte slice of the register space;
- The three low-order bits of the 4-bit address select one of the eight registers in the slice.

As shown in <u>Figure 2-12</u>, the result of this operation is that the five high-order bits from the register pointer are concatenated with the three low-order bits from the instruction address to form the complete address. As long as the address stored in the register pointer remains unchanged, the three bits from the address will always point to an address in the same 8 byte register slice.

<u>Figure 2-13</u> shows a typical example of 4-bit working register addressing. The high-order bit of the instruction "INC R6" is "0", which selects RP0. The five high-order bits stored in RP0 (01110B) are concatenated with the three low-order bits of the instruction's 4-bit address (110B) to produce the register address 76H (01110110B).










Figure 2-13 4-bit Working Register Addressing Example

2.4.3 8-bit Working Register Addressing

You can also use 8-bit working register addressing to access registers in a selected working register area. To initiate 8-bit working register addressing, the upper four bits of the instruction address must contain the value 1100B. This 4-bit value (1100B) indicates that the remaining four bits have the same effect as 4-bit working register addressing.

As shown in <u>Figure 2-13</u>, the lower nibble of the 8-bit address is concatenated in much the same way as for 4-bit addressing: Bit 3 selects either RP0 or RP1, which then supplies the five high-order bits of the final address. The three low-order bits of the complete address are provided by the original instruction.

Figure 2-14 shows an example of 8-bit working register addressing. The four high-order bits of the instruction address (1100B) specify 8-bit working register addressing. Bit 4 ("1") selects RP1 and the five high-order bits in RP1 (10101B) become the five high-order bits of the register address. The three low-order bits of the register address (011) are provided by the three low-order bits of the 8-bit instruction address. The five-address bits from RP1 and the three address bits from the instruction are concatenated to form the complete register address, 0ABH (101011B).




Figure 2-14 8-bit Working Register Addressing






Figure 2-15 8-bit Working Register Addressing Example



2.5 System and User Stacks

S3C8-series microcontrollers use the system stack for subroutine calls and returns and to store data. The PUSH and POP instructions are used to control system stack operations. The S3F80Q5 architecture supports stack operations in the internal register file.

2.5.1 Stack Operations

Return addresses for procedure calls, interrupts and data are stored on the stack. The contents of the PC are saved to stack by a CALL instruction and restored by the RET instruction. When an interrupt occurs, the contents of the PC and the FLAGS registers are pushed to the stack. The IRET instruction then pops these values back to their original locations. The stack address value is always decreased by one before a push operation and increased by one after a pop operation. The stack pointer (SP) always points to the stack frame stored on the top of the stack, as shown in *Figure 2-16*.




Figure 2-16 Stack Operations



2.5.1.1 User-Defined Stacks

You can freely define stacks in the internal register file as data storage locations. The instructions PUSHUI, PUSHUD, POPUI, and POPUD support user-defined stack operations.

2.5.1.2 Stack Pointers (SPL)

Register location D9H contains the 8-bit stack pointer (SPL) that is used for system stack operations. After a reset, the SPL value is undetermined. Because only internal memory 256 byte is implemented in The S3F80Q5, the SPL must be initialized to an 8-bit value in the range 00-FFH.

Example 2-4 Standard Stack Operations Using PUSH and POP

The following example shows you how to perform stack operations in the internal register file using PUSH and POP instructions: ; SPL FFH LD SPL, #OFFH ; (Normally, the SPL is set to OFFH by the initialization routine) • • PUSH ΡP ; Stack address OFEH PP PUSH RP0 ; Stack address OFDH 🔶 RPO ; Stack address OFCH \leftarrow RP1 PUSH RP1 PUSH ; Stack address OFBH \leftarrow R3 R3 • POP R3 ; R3 ← Stack address OFBH POP RP1 ; RP1 ← Stack address OFCH POP RP0 ; RP0 \leftarrow Stack address OFDH

← Stack address OFEH

; PP

POP

ΡP





3.1 Overview

Embedded in Life

The program counter is used to fetch instructions that are stored in program memory for execution. Instructions indicate the operation to be performed and the data to be operated on. Addressing mode is the method used to determine the location of the data operand. The operands specified in instructions may be condition codes, immediate data, or a location in the register file, program memory, or data memory.

The S3C8/S3F8-series instruction set supports seven explicit addressing modes.


Not all of these addressing modes are available for each instruction:


- Register (R)
- Indirect Register (IR)
- Indexed (X)
- Direct Address (DA)
- Indirect Address (IA)
- Relative Address (RA)
- Immediate (IM)



3.1.1 Register Addressing Mode (R)

In Register addressing mode, the operand is the content of a specified register or register pair; (see <u>Figure 3-1</u>). Working register addressing differs from Register addressing because it uses a register pointer to specify an 8 byte working register space in the register file and an 8-bit register within that space; (see <u>Figure 3-2</u>).








Figure 3-2 Working Register Addressing

3.1.2 Indirect Register Addressing Mode (IR)

In Indirect Register (IR) addressing mode, the content of the specified register or register pair is the address of the operand. Depending on the instruction used, the actual address may point to a register in the register file, to program memory (ROM), or to an external memory space, if implemented; (see *Figure 3-3* through *Figure 3-6*).

You can use any 8-bit register to indirectly address another register. Any 16-bit register pair can be used to indirectly address another memory location. Remember, however, that locations C0H–FFH in set 1 cannot be accessed using Indirect Register addressing mode.




Figure 3-3 Indirect Register Addressing to Register File






Figure 3-4 Indirect Register Addressing to Program Memory






Figure 3-5 Indirect Working Register Addressing to Register File






Figure 3-6 Indirect Working Register Addressing to Program or Data Memory

3.1.3 Indexed Addressing Mode (X)

Indexed (X) addressing mode adds an offset value to a base address during instruction execution in order to calculate the effective operand address; (see *Figure 3-7*). You can use Indexed addressing mode to access locations in the internal register file or in external memory (if implemented). You cannot, however, access locations C0H–FFH in set 1 using indexed addressing.

In short offset Indexed addressing mode, the 8-bit displacement is treated as a signed integer in the range -128 to +127. This applies to external memory accesses only; (see <u>Figure 3-8</u>).

For register file addressing, an 8-bit base address provided by the instruction is added to an 8-bit offset contained in a working register. For external memory accesses, the base address is stored in the working register pair designated in the instruction. The 8-bit or 16-bit offset given in the instruction is then added to the base address; (see *Figure 3-9*).

The only instruction that supports indexed addressing mode for the internal register file is the Load instruction (LD). The LDC and LDE instructions support indexed addressing mode for internal program memory and for external data memory (if implemented).




Figure 3-7 Indexed Addressing to Register File






Figure 3-8 Indexed Addressing to Program or Data Memory with Short Offset






Figure 3-9 Indexed Addressing to Program or Data Memory

3.1.4 Direct Address Mode (DA)

In Direct Address (DA) mode, the instruction provides the operand's 16-bit memory address. Jump (JP) and Call (CALL) instructions use this addressing mode to specify the 16-bit destination address that is loaded into the PC whenever a JP or CALL instruction is executed.

The LDC and LDE instructions can use Direct Address mode to specify the source or destination address for Load operations to program memory (LDC) or to external data memory (LDE), if implemented.




Figure 3-10 Direct Addressing for Load Instructions






Figure 3-11 Direct Addressing for Call and Jump Instructions



3.1.5 Indirect Address Mode (IA)

In Indirect Address (IA) mode, the instruction specifies an address located in the lowest 256 bytes of the program memory. The selected pair of memory locations contains the actual address of the next instruction to be executed. Only the CALL instruction can use the Indirect Address mode.

Because the Indirect Address mode assumes that the operand is located in the lowest 256 bytes of program memory, only an 8-bit address is supplied in the instruction; the upper bytes of the destination address are assumed to be all zeros.




Figure 3-12 Indirect Addressing



3.1.6 Relative Address Mode (RA)

In Relative Address (RA) mode, a two's-complement signed displacement between – 128 and + 127 is specified in the instruction. The displacement value is then added to the current PC value. The result is the address of the next instruction to be executed. Before this addition occurs, the PC contains the address of the instruction immediately following the current instruction.

Several program control instructions use the Relative Address mode to perform conditional jumps. The instructions that support RA addressing are BTJRF, BTJRT, DJNZ, CPIJE, CPIJNE, and JR.




Figure 3-13 Relative Addressing



3.1.7 Immediate Mode (IM)

In Immediate (IM) mode, the operand value used in the instruction is the value supplied in the operand field itself. The operand may be one byte or one word in length, depending on the instruction used. Immediate addressing mode is useful for loading constant values into registers.




Figure 3-14 Immediate Addressing



4.1 Overview

In this section, detailed descriptions of the S3F80Q5 control registers are presented in an easy-to-read format. You can use this section as a quick-reference source when writing application programs. <u>Figure 4-1</u> illustrates the important features of the standard register description format.

Control register descriptions are arranged in alphabetical order (A to Z) according to the register mnemonic. More detailed information about control registers is presented in the context of the specific peripheral hardware descriptions in Part II of this manual.

Data and counter registers are not described in detail in this reference section. More information about all of the registers used by a specific peripheral is presented in the corresponding peripheral descriptions in Part II of this manual.

4.2 Register Map Summary

Register Name	Mnemonic	Decimal	Hex	R/W
Timer 0 Counter	TOCNT	208	D0H	R (NOTE)
Timer 0 Data Register	TODATA	209	D1H	R/W
Timer 0 Control Register	T0CON	210	D2H	R/W
Basic Timer Control Register	BTCON	211	D3H	R/W
Clock Control Register	CLKCON	212	D4H	R/W
System Flags Register	FLAGS	213	D5H	R/W
Register Pointer 0	RP0	214	D6H	R/W
Register Pointer 1	RP1	215	D7H	R/W
Locat	ion D8H is not mappe	ed		
Stack Pointer (Low Byte)	SPL	217	D9H	R/W
Instruction Pointer (High Byte)	IPH	218	DAH	R/W
Instruction Pointer (Low Byte)	IPL	219	DBH	R/W
Interrupt Request Register	IRQ	220	DCH	R (NOTE)
Interrupt Mask Register	IMR	221	DDH	R/W
System Mode Register	SYM	222	DEH	R/W
Register Page Pointer	PP	223	DFH	R/W
Port 0 Data Register	P0	224	E0H	R/W
Port 1 Data Register	P1	225	E1H	R/W
Port 2 Data Register	P2	226	E2H	R/W
Port 3 Data Register	P3	227	E3H	R/W
	Reserved E4H			
Port 2 Interrupt Enable Register	P2INT	229	E5H	R/W
Port 2 Interrupt Pending Register	P2PND	230	E6H	R/W
Port 0 Pull-up Resistor Enable Register	P0PUR	231	E7H	R/W
Port 0 Control Register (High Byte)	P0CONH	232	E8H	R/W
Port 0 Control Register (Low Byte)	P0CONL	233	E9H	R/W
Port 1 Control Register (High Byte)	P1CONH	234	EAH	R/W
Port 1 Control Register (Low Byte)	P1CONL	235	EBH	R/W
	Reserved ECH			
Port 2 Control Register (Low Byte)	P2CONL	237	EDH	R/W
Port 2 Pull-up Enable Register	P2PUR	238	EEH	R/W
Port 3 Control Register	P3CON	239	EFH	R/W
	Reserved F0H			
Port 0 Interrupt Enable Register	P0INT	241	F1H	R/W
Port 0 Interrupt Pending Register	P0PND	242	F2H	R/W
Counter A Control Register	CACON	243	F3H	R/W
Counter A Data Register (High Byte)	CADATAH	244	F4H	R/W



S3F80Q5 Product Specification

Register Name	Mnemonic	Decimal	Hex	R/W
Counter A Data Register (Low Byte)	CADATAL	245	F5H	R/W
Timer 1 Counter Register (High Byte)	T1CNTH	246	F6H	R ^(NOTE)
Timer 1 Counter Register (Low Byte)	T1CNTL	247	F7H	R ^(NOTE)
Timer 1 Data Register (High Byte)	T1DATAH	248	F8H	R/W
Timer 1 Data Register (Low Byte)	T1DATAL	249	F9H	R/W
Timer 1 Control Register	T1CON	250	FAH	R/W
STOP Control Register	STOPCON	251	FBH	W
Location FC	CH is not mappe	ed		
Basic Timer Counter	BTCNT	253	FDH	R ^(NOTE)
External Memory Timing Register	EMT	254	FEH	R/W
Interrupt Priority Register	IPR	255	FFH	R/W

NOTE: You cannot use a read-only register as a destination for the instructions OR, AND, LD, or LDB.

Register Name	Mnemonic	Decimal	Hex	R/W
LVD Control Register	LVDCON	224	E0H	R/W
Rese	erved E1H		I	
Rese	erved E2H			
Reso	erved E3H			
Timer 2 Counter Register (High Byte)	T2CNTH	228	E4H	R (NOTE)
Timer 2 Counter Register (Low Byte)	T2CNTL	229	E5H	R (NOTE)
Timer 2 Data Register (High Byte)	T2DATAH	230	E6H	R/W
Timer 2 Data Register (Low Byte)	T2DATAL	231	E7H	R/W
Timer 2 Control Register	T2CON	232	E8H	R/W
SPI Control Register	SPICON	233	E9H	R/W
SPI Status Register	SPISTAT	234	EAH	R/W
SPI Data Register	SPIDATA	235	EBH	R/W
Flash Memory Sector Address Register (High Byte)	FMSECH	236	ECH	R/W
Flash Memory Sector Address Register (Low Byte)	FMSECL	237	EDH	R/W
Flash Memory User Programming Enable Register	FMUSR	238	EEH	R/W
Flash Memory Control Register	FMCON	239	EFH	R/W
Reset Indicating Register	RESETID	240	F0H	R/W
LVD Flag Selection Register	LVDSEL	241	F1H	R/W
PORT1 Output Mode Pull-up Enable Register	P1OUTPU	242	F2H	R/W
PORT2 Output Mode Selection Register	P2OUTMD	243	F3H	R/W
PORT3 Output Mode Pull-up Enable Register	P3OUTPU	244	F4H	R/W
Not mappe	d in address F5	Н		
FRT Counter Register 2	FRTCNT2	246	F6H	R ^(NOTE)
FRT Counter Register 1	FRTCNT1	247	F7H	R (NOTE)
FRT Counter Register 0	FRTCNT0	248	F8H	R (NOTE)
FRT Data Register 2	FRTDATA2	249	F9H	R/W
FRT Data Register 1	FRTDATA1	250	FAH	R/W
FRT Data Register 0	FRTDATA0	251	FBH	R/W
FRT Control Register	FRTCON	252	FCH	R/W
Not mapped in address FDH to 0FFH				

Table 4-2	Mapped Registers	(Bank 1, Set 1)
-----------	------------------	-----------------

NOTE: You cannot use a read-only register as a destination for the instructions OR, AND, LD, or LDB.






Figure 4-1 Register Description Format



4.2.1 BTCON: Basic Timer Control Register (D3H, Set1, Bank0)

Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
Reset Value		0	0	0	0	0	0	0	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	addressing	mode only					
7–.4	Wat	chdo	g Timer Fı	unction En	able Bits (for System	n Reset)		
	1	0	1 0	Disable w	atchdog tin	ner functior	ו		
	A	ny oth	er value	Enable wa	atchdog tim	ner function			
	0	0	ner Input C f _{OSC} /4096 f _{OSC} /1024						
	0	0	f _{OSC} /4096						
	1	0	f _{OSC} /128						
	1	1	f _{OSC} /120	1					
	1		10SC/1030	+					
1	Bas	ic Tir	ner Counte	er Clear Bi	t (1)				
	0	No e	effect						
		01	r the bacie	timer cour	tor value				

(0	No effect
	1	Clear both block frequency dividers

NOTE:

- 1. When you write a "1" to BTCON.1, the basic timer counter value is cleared to "00H". Immediately following the write operation, the BTCON.1 value is automatically cleared to "0".
- 2. When you write a "1" to BTCON.0, the corresponding frequency divider is cleared to "00H". Immediately following the write operation, the BTCON.0 value is automatically cleared to "0".

4.2.2 CACON: Counter A Control Register (F3H, Set1, Bank0)

Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
Reset Value		0	0	0	0	0	0	0	0
Read/Write		/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode			addressing						
U	0		0	,					
.7 and .6	Οοι	Inter	A Input Clo	ock Selecti	ion Bits				
	0	0	f _{OSC}						
	0	1	f _{OSC} /2						
	1	0	f _{OSC} /4						
	1	1	f _{OSC} /8						
.5 and .4	Οοι	Inter	A Interrupt	Timing Se	election Bi	ts			
	0	0	Elapsed ti	me for Low	v data value	9			
	0	1	Elapsed ti	me for Hig	h data valu	е			
	1	0	Elapsed ti	me for con	nbined Low	and High o	data values		
	1	1	Not used	for S3F800	Q5				
.3	Οοι	Inter	A Interrupt	Enable B	it				
	0	Disa	able interrup	ot					
	1	Ena	ble interrup	t					
.2	Cou	Inter	A Start Bit						
	0		counter A						
	1	Star	t counter A						
.1	Οοι	1	A Mode Se						
	0		-shot mode						
	1	Rep	eating mod	е					
0	Co	intor		lin Elan C	ontrol Dit				
.0			Flop Low le						
	1	· ·	flop High le		,				
		Lub-		vei (1-FF :	= migil)				

4.2.3 CLKCON: System Clock Control Register (D4H, Set1, Bank0)

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/V	V R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Regis	ter addressing	mode only					
.7– .5	Not us	sed for S3F80	Q5					
.7– .5	Not us	sed for S3F80	25					
			·	lection Bit	e (1)			
	CPU (Clock (Systen	·	election Bit	s ⁽¹⁾			
.7– .5 .4 and .3	CPU (Clock (System 0 f _{osc} /16	·	election Bit	: s ⁽¹⁾			
	CPU (Clock (Systen	·	election Bit	s (1)			
	CPU (Clock (System 0 f _{osc} /16	·	election Bit	s (1)			

Subsystem Clock Selection Bits (2)

1	0	1	Not used for S3F80Q5
Oth	Other value		Select main system clock (MCLK)

NOTE:

- 1. After a reset, the slowest clock (divided by 16) is selected as the system clock. To select faster clock speeds, load the appropriate values to CLKCON.3 and CLKCON.4.
- These selection bits CLKCON.0, .1, .2 are required only for systems that have a main clock and a subsystem clock. The S3F80Q5 uses only the main oscillator clock circuit. For this reason, the setting "101B" is invalid. 2.



it Identifier		.7	.6	.5	.4	.3	.2	.1	.0				
eset Value		0	1	1	1	1	1	0	_				
ead/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	_				
ddressing Mode	Reg	jister a	addressing	mode only									
,	Exte	External WAIT Input Function Enable Bit											
	0	0 Disable WAIT input function for external device											
	1	Ena	ble WAIT ii	nput functio	on for exterr	nal device							
		·											
5	Slov	1		ng Enable									
	0			nemory timi	-								
	1	Ena	ble slow m	emory timir	ng								
5 and .4	Bro	aram	Momony	Automatic N	Wait Contr	ol Rite							
			No wait										
	0	1	Wait one	cvcle									
	1	0	Wait two	•									
	1	1	Wait three	•									
				- y									
3 and .2	Dat	a Mer	nory Auto	matic Wait	Control B	its							
	0	0	No wait										
	0	1	Wait one	cycle									
	1	0	Wait two	cycles									
	1	1	Wait three	e cycles									
	Sta	ck Are	ea Selectio	on Bit									
	0	Sele	ect internal	register file	area								
	1 Select external data memory area												

NOTE: The EMT register is not used for S3F80Q5, because an external peripheral interface is not implemented in the S3F80Q5. The program initialization routine should clear the EMT register to "00H" following a reset. Modification of EMT values during normal operation may cause a system malfunction.



Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0	
eset Value	x	х	х	х	х	х	0	0	
ead/Write	RΛ	N R/W	R/W	R/W	R/W	R/W	R	R/W	
ddressing Mode	Regis	ster addressing	I mode only						
,	Carry	y Flag Bit (C)							
	0	Operation doe	s not gener	ate a carry	or borrow o	condition			
	1	Operation gen	erates a ca	rry-out or bo	orrow into h	nigh-order b	it 7		
i	Zero	Flag Bit (Z)							
	0	Operation resu	ult is a non-z	zero value					
	1	Operation resu	ult is zero						
	Sign	Flag Bit (S)							
	0	Operation gen	erates a po	sitive numb	er (MSB =	"0")			
	1	Operation gen	erates a ne	gative num	oer (MSB =	= "1")			
		flow Flag Bit (
		Operation resu							
	1	Operation resu	ult is $> + 127$	7 or < – 128	}				
	Deci	mal Adjust Fla	ıg Bit (D)						
	0	Add operation	completed						
	1	Subtraction op	eration com	pleted					
!	Half-	Carry Flag Bit	(H)						
	0	No carry-out o	f bit 3 or no	borrow into	bit 3 by a	ddition or su	btraction		
	1	Addition gener	ated carry-	out of bit 3 o	or subtracti	on generate	ed borrow	into bit 3	
	Fast	Interrupt Stat	us Flag Bit	(FIS)					
	0	Interrupt return	n (IRET) in p	progress (w	hen read)				
	1	Fast interrupt	service rout	ine in progr	ess (when	read)			
0 Bank Address Selection Flag Bit (BA)									
1	Bank	Address Sele	ection Flag	Bit (BA)					
I		Address Sele Bank 0 is sele		Bit (BA)					



Bit Identifier		.7	-	6	.5	.4	.3	.2	.1	.0	
Reset Value		0		0	0	0	_	_	_	0	
Read/Write	R	/W	R	/W	R/W	R/W	_	_	_	R/W	
Addressing Mode	Reg	ister a	addre	ssing	mode only						
.7–.4	Flas	Flash Memory Mode Selection Bits									
	0	1	0	1	Programm	ning mode					
	1	0	1	0	Erase mode						
	0	1	1	0	Hard Lock	mode ^{(NO⁻}	ΓE)				
		Oth	ners		Not used f	for S3F80C	15				
.3–.1	Not	used	for S3	3F800	Q5						
.0	Flas	sh op	eratio	on Sta	art Bit (avai	ilable for E	rase and	Hard Lock	mode only	y)	
	0	Ope	ration	n stop							
	1	Ope	ration	start	: (auto clear	bit)					

4.2.6 FMCON: Flash Memory Control Register (EFH, Set1, Bank1)

NOTE: Hard Lock mode is one of the Flash protection modes. Refer to page 14-17.

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0		
Reset Value	0	0	0	0	0	0	0	0		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Register addressing mode only									

4.2.7 FMSECH: Flash Memory Sector Address Register (High Byte) (ECH, Set1, Bank1)

.7–.0 Flash Memory Sector Address (High Byte)

NOTE: The high-byte Flash memory sector address pointer value is the higher eight bits of the 16-bit pointer address.

4.2.8 FMSECL: Flash Memory Sector Address Register (Low Byte) (EDH, Set1, Bank1)

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0	
Reset Value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Register addressing mode only								

.7–.0 Flash Memory Sector Address (Low Byte)

NOTE: The low-byte Flash memory sector address pointer value is the lower eight bits of the 16-bit pointer address.

4.2.9 FMUSR: Flash Memory User Programming Enable Register (EEH, Set1, Bank1)

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0	
Reset Value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Register addressing mode only								

Addressing Mode Register addressing mode only

1	0	1	0	0	1	0	1	Enable user programming mode
Other values								Disable user programming mode

NOTE:

.7-.0

1. To enable Flash memory user programming, write 10100101B to FMUSR.

2. To disable Flash memory operation, write other value except 10100101B into FMUSR.



Identifier		.7	.6	.5	.4	.3	.2	.1	.0			
eset Value		0	0	0	0	0	0	0	0			
ead/Write	F	RW	RW	RW	RW	RW	RW	RW	RW			
ddressing Mode	Reg	gister a	addressing	mode only								
	Inte	Internal OSC turn ON/OFF Bits										
	0 Internal OSC turn OFF											
	1	Inte	rnal OSC tu	urn ON <mark>(1)</mark>								
i	Not	used	for S3F800	25								
4	FR	Г Inpu	t Clock Se	election Bi	ts							
	0	0	IOSC									
	0	1	IOSC/2									
	1	0	IOSC/4									
	1	1	IOSC/16									
	FR	۲ Cou	nter Clear	Bit								
	0	No e	effect									
	1	1 Clear the FRT Counter (when write)										
				_								
	Not	used	for S3F800	25								
	FR	r Mate	ch Interrup	t Enable E	Bit							
	0	Disa	able FRT m	atch interru	upt							
	1	Ena	ble FRT ma	atch interru	pt							
1	EDT	[Mate	ch Interrun	t Pondina	Elan Bit							
		FRT Match Interrupt Pending Flag Bit 0 No FRT match interrupt pending (When read)										
	0											
	-	1 FRT match interrupt is pending (When read)										

NOTE:

1. Internal OSC needs max. 500 μs to start up.

1

No effect (When write)



Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0		
eset Value		х	х	х	х	х	х	х	х		
ead/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
ddressing Mode	Reg	jister a	ddressing	mode only							
	Interrupt Level 7 (IRQ7) Enable Bit; External Interrupts P0.7-P0.4										
	0	Disat	ole (mask)								
	1	Enab	ole (un-ma	sk)							
;	Inte	errupt l	Level 6 (IF	RQ6) Enab	le Bit; Exte	ernal Interr	upts P0.3-	P0.0			
	0	Disat	ole (mask)								
	1	Enab	ole (un-ma	sk)							
	Not	Not used for S3F80Q5									
Ļ	Inte	errupt l	Level 4 (IF	RQ4) Enab	le Bit; Exte	rnal Interr	upts P2.0				
	0	Disat	ole (mask)								
	1	Enab	ole (un-ma	sk)							
}	Inte	errupt l	Level 3 (IF	RQ3) Enab	le Bit: Time	er 2 Match	or Overflo	w			
		-	•								
	1	-	, ,								
		-	•	•	le Bit; Cou	nter A Inte	errupt				
		-	, ,								
2	0	D E erru D	nab nab	isable (mask) nable (un-ma I pt Level 2 (If isable (mask)	nable (mask)	visable (mask) nable (un-mask) I pt Level 2 (IRQ2) Enable Bit; Cou Visable (mask)	risable (mask) nable (un-mask) I pt Level 2 (IRQ2) Enable Bit; Counter A Inte Iisable (mask)	isable (mask) nable (un-mask) Ipt Level 2 (IRQ2) Enable Bit; Counter A Interrupt Isable (mask)	nable (un-mask) Ipt Level 2 (IRQ2) Enable Bit; Counter A Interrupt Iisable (mask)		
		-			,	,	,	,	·		
1 Enable (u	Enable (u	le (u _eve	n-ma I 1 (IF	sk) RQ1) Enab	le Bit; Time	er 1 Match	or Ov	verflo	verflow		
	0	_	ole (mask)								
	1	Enab	ole (un-ma	sk)							
	•			200) Ench	lo Bit: Tim	or 0 Match	or Overflo				
	Inte	errupt i	Level U (II	(QU) Enab	18 DIL, 111116		OF OVELLIC	V VV			
)	Inte 0		ble (mask)	,			or overno) W			

4.2.12 IPH: Instruction Pointer (High Byte) (DAH, Set1, Bank0)

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0		
Reset Value	х	х	х	х	х	х	х	х		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Register addressing mode only									

.7–.1

Instruction Pointer Address (High Byte)

The high-byte instruction pointer value is the upper eight bits of the 16-bit instruction pointer address (IP15-IP8). The lower byte of the IP address is located in the IPL register (DBH).

4.2.13 IPL: Instruction Pointer (Low Byte) (DBH, Set1, Bank0)

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0	
Reset Value	х	х	х	х	х	х	х	х	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Register addressing mode only								

.7–.0

Instruction Pointer Address (Low Byte)

The low-byte instruction pointer value is the lower eight bits of the 16-bit instruction pointer address (IP7-IP0). The upper byte of the IP address is located in the IPH register (DAH).

Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0
Reset Value		x	х	х	х	х	х	х	х
Read/Write	R/	W/	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	Iddressin	g mode only	,				
7, .4, and .1	Prio	rity C	ontrol B	ts for Interr	rupt Group	s A, B, and	IC		
	0	0		oup priority u	undefined				
	0	0		• C > A					
	0	1		• B > C					
	0	1		• A > C					
	1	0		> A > B					
	1	0		> B > A					
	1	1		• C > B					
	1	1	1 Gr	oup priority ι	undefined				
6			II			it			
6		rrupt IRQ6	II	p C Priority		it			
	Inte	IRQ6	Subgrou 6 > IRQ7	p C Priority		it			
5	Inter 0 1 Not	rrupt IRQ0 IRQ7 used f	Subgrou 6 > IRQ7 7 > IRQ6 for S3F8(p C Priority	Control Bi				
6 5 3	Inter 0 1 Not	rrupt IRQ0 IRQ1 used 1	Subgrou 6 > IRQ7 7 > IRQ6 for S3F8(p C Priority	Control Bi				
5	Inter 0 1 Not	rrupt IRQ IRQ used f	Subgrou 6 > IRQ7 7 > IRQ6 for S3F80 Subgrou	p C Priority	Control Bi				
5 3	Inter 0 1 Not 0 1	rrupt IRQ IRQ used 1 rrupt IRQ	Subgrou 6 > IRQ7 7 > IRQ6 for S3F8(Subgrou 3 > IRQ4 4 > IRQ3	p C Priority	r Control Bi	it (NOTE)			
5 3	Inter 0 1 Not 0 1	rrupt IRQ0 IRQ1 used 1 IRQ2 IRQ2	Subgrou 6 > IRQ7 7 > IRQ6 for S3F8(Subgrou 3 > IRQ4 4 > IRQ3	p C Priority Q5 p B Priority Priority Co	r Control Bi	it (NOTE)			
5 3	Inter 0 1 Not 0 1 0 1	rrupt IRQ IRQ IRQ IRQ IRQ	Subgrou 6 > IRQ7 7 > IRQ6 for S3F80 Subgrou 3 > IRQ4 4 > IRQ3 Group B	p C Priority Q5 p B Priority Priority Co , IRQ4)	r Control Bi	it (NOTE)			
5	Inter 0 1 Not Inter 0 1 0 1	rrupt IRQ1 used 1 IRQ2 IRQ2 IRQ2 IRQ2 (IRQ2	Subgrou 5 > IRQ7 7 > IRQ6 for S3F8(Subgrou 3 > IRQ4 4 > IRQ3 Group B 2 > (IRQ3 13, IRQ4)	p C Priority Q5 p B Priority Priority Co , IRQ4)	r Control Bi	it (NOTE)			
5 3 2	Inter 0 1 Not Inter 0 1 0 1	rrupt IRQ IRQ IRQ IRQ IRQ IRQ IRQ	Subgrou 5 > IRQ7 7 > IRQ6 for S3F8(Subgrou 3 > IRQ4 4 > IRQ3 Group B 2 > (IRQ3 13, IRQ4)	p C Priority Q5 p B Priority Priority Co , IRQ4) > IRQ2	r Control Bi	it (NOTE)			

4.2.14 IPR: Interrupt Priority Register (FFH, Set1, Bank0)

NOTE: The S3F80Q5 interrupt structure uses seven levels: IRQ0-IRQ7 (IRQ5 is reserved for S3F80Q5).



	.7	.6	.5	.4	.3	.2	.1	.0
eset Value	0	0	0	0	0	0	0	0
ead/Write	R	R	R	R	R	R	R	R
ddressing Mode	Regis	ter addressing	mode only					
	Level	l 7 (IRQ7) Requ	lest Pendi	ng Bit; Exte	ernal Inter	rupts P0.7	-P0.4	
	0	Not pending						
	1	Pending						
	Level	l 6 (IRQ6) Requ	lest Pendi	ng Bit; Exte	ernal Inter	rupts P0.3	-P0.0	
	0	Not pending						
	1	Pending						
	Not u	sed for S3F80C	25					
L	Level	l 4 (IRQ4) Requ	uest Pendi	na Bit: Exte	ernal Inter	rupts P2.0		
		Not pending		y ,				
	1	Pending						
	Lovo	l 3 (IRQ3) Requ	lest Pendi	ng Bit; Tim	er 2 Matcl	n/Capture o	or Overflov	N
}	Level			-				
3		Not pending						
•	0	Not pending Pending						
	0	Pending						
	0 1 Level	Pending	iest Pendi	ng Bit; Cou	inter A Int	errupt		
	0 1 Level	Pending I 2 (IRQ2) Requ Not pending	iest Pendi	ng Bit; Cou	Inter A Int	errupt		
	0 1 Level	Pending	iest Pendi	ng Bit; Cou	Inter A Int	errupt		
	0 1 Level 0 1	Pending I 2 (IRQ2) Requ Not pending					or Overflo	
	0 1 Level 0 1 Level	Pending I 2 (IRQ2) Requ Not pending Pending					or Overflo	
2	0 1 Level 0 1 Level 0	Pending I 2 (IRQ2) Requ Not pending Pending I 1 (IRQ1) Requ					or Overflo	N
2	0 1 Level 0 1 Level 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Pending I 2 (IRQ2) Requ Not pending Pending I 1 (IRQ1) Requ Not pending Pending	uest Pendi	ng Bit; Tim	er 1 Matcl	n/Capture o		
3 2 1	0 1 Level 0 1 Level 0 1	Pending I 2 (IRQ2) Requ Not pending Pending I 1 (IRQ1) Requ Not pending	uest Pendi	ng Bit; Tim	er 1 Matcl	n/Capture o		

4.2.16 LVDCON: LVD Control Register (E0H, Set1, Bank1)

1

1

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	_	-	_	_	_	_	_	0
Read/Write	-	-	_	_	_	_	-	R/W
Addressing Mode	Registe	er addressing	mode only					
.7–.1	Not use	ed for S3F80C	25					
.0	LVD F	ag Indicator	Bit					
	0 V	$DD \ge LVD_FLA$	G Level					
	1 V	_{DD <} LVD_FLA	G Level					

NOTE: When LVD detects LVD_FLAG level, LVDCON.0 flag bit is set automatically. When VDD is upper LVD_FLAG level, LVDCON.0 flag bit is cleared automatically.

4.2.17 LVDSEL: LVD Flag Level Selection Register (F1H, Set1, Bank1

Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0
Reset Value	(0	0	_	_	_	_	_	_
Read/Write	R	/W	R/W	-	-	-	-	-	_
Addressing Mode	Reg	ister	addressing	mode only					
.7 and .6	LVD	Flag	g Level Sele	ection Bits	i				
	0	0	LVD_FLAG	i Level = 1.	90 V				
	0	1	LVD_FLAG	i Level = 2.	00 V				
	1	0	LVD_FLAG	i Level = 2.	10 V				

.5–.0	Not used for S3F80Q5

LVD_FLAG Level = 2.20 V



Bit Identifier	L •	7	.6	.5	.4	.3	.2	.1	.0
Reset Value	(0	0	0	0	0	0	0	0
Read/Write	R	Ŵ	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	addressing	mode only					
.7 and .6	P0.7	/INT4	Mode Sel	ection Bits	6				
	0	0	C-MOS in	put mode;	interrupt on	falling edg	jes		
	0	1	C-MOS in	put mode;	interrupt on	rising and	falling edg	es	
	1	0	Push-pull	output mod	de				
	1	1	C-MOS in	put mode;	interrupt on	rising edg	es		
.5 and .4	P0.6	5/INT4	Mode Sel						
	0	0	C-MOS in	put mode;	interrupt on	falling edg	jes		
	0	1	C-MOS in	put mode;	interrupt on	rising and	falling edg	es	
	1	0	Push-pull	output mod	de				
	1	1	C-MOS in	put mode;	interrupt on	rising edg	es		
.3 and .2	P0 5	5/INT2	Mode Sel	ection Bits	2				
	0	0	1		interrupt on	falling edg	les		
	0	1			interrupt on			es	
	1	0		output mod					
	1	1		•	interrupt on	risina eda	es		
	<u> </u>			par mode,		i nonig oug			
.1 and .0	P0.4	/INT4	Mode Sel	ection Bits	6				
	0	0	C-MOS in	put mode;	interrupt on	falling edg	jes		
	0	1	C-MOS in	put mode;	interrupt on	rising and	falling edg	es	
	1	0	Push-pull	output mod	de				
	1	1	C-MOS in	put mode;	interrupt on	rising edg	es		
IOTE:	<u>ــــــ</u>								
. The INT4 external interru (E8H).				share the s 0 pins by ma	ame interrup	t level (IRQ		•	



4.2.19 P0CONL: Port 0 Control Register (Low Byte) (E9H, Set1, Bank0)

Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0		
Reset Value		0	0	0	0	0	0	0	0		
Read/Write	R	Ŵ	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Reg	ister a	addressing	mode only							
7 and .6	P0.3	B/INT3	Mode Sel	ection Bits	6						
	0	0	C-MOS in	put mode;	interrupt on	falling edg	jes				
	0										
	1	0	Push-pull	output mod	de						
	1 1 C-MOS input mode; interrupt on rising edges										
5 and .4	P0.2/INT2 Mode Selection Bits										
	0	0			interrupt on						
	0	1		put mode;	interrupt on	rising and	falling edg	es			
	1 0 Push-pull output mode										
	1	0		· ·							
	1 1	0		· ·	de interrupt on	rising edg	es				
	1	1	C-MOS in	put mode;	interrupt on	rising edg	es				
.3 and .2	1 P0.1	1 /INT1	C-MOS in Mode Sel	put mode; ection Bits	interrupt on S						
.3 and .2	1 P0.1 0	1 /INT1 0	C-MOS in Mode Sel	put mode; ection Bits put mode;	interrupt on s interrupt on	falling edg	jes				
.3 and .2	1 P0.1 0 0	1 /INT1 0 1	C-MOS in Mode Sel C-MOS in C-MOS in	put mode; ection Bits put mode; put mode;	interrupt on s interrupt on interrupt on	falling edg	jes	es			
.3 and .2	1 P0.1 0 0 1	1 /INT1 0	C-MOS in Mode Sel C-MOS in C-MOS in Push-pull	ection Bits put mode; put mode; put mode; output mode	interrupt on s interrupt on interrupt on de	falling edg	jes falling edg	es			
.3 and .2	1 P0.1 0 0	1 /INT1 0 1	C-MOS in Mode Sel C-MOS in C-MOS in Push-pull	ection Bits put mode; put mode; put mode; output mode	interrupt on s interrupt on interrupt on	falling edg	jes falling edg	es			
	1 P0.1 0 0 1 1	1 /INT1 0 1 0 1	C-MOS in C-MOS in C-MOS in Push-pull C-MOS in	put mode; ection Bits put mode; put mode; output mod put mode;	interrupt on s interrupt on interrupt on de interrupt on	falling edg	jes falling edg	es			
	1 P0.1 0 1 1 P0.0	1 /INT1 0 1 0 1	C-MOS in Mode Sel C-MOS in C-MOS in Push-pull C-MOS in Mode Sel	put mode; put mode; put mode; put mode; output mode; put mode; put mode;	interrupt on interrupt on interrupt on de interrupt on s	falling edg rising and rising edg	jes falling edgi es	es			
	1 0 0 1 1 P0.0 0	1 /INT1 0 1 0 1 /INTC	C-MOS in C-MOS in C-MOS in Push-pull C-MOS in Mode Sele C-MOS in	ection Bits put mode; put mode; put mode; output mode; put mode; ection Bits put mode;	interrupt on interrupt on interrupt on de interrupt on s interrupt on	falling edg rising and rising edg falling edg	jes falling edgi es jes				
	1 P0.1 0 1 1 P0.0 0 0 0	1 /INT1 0 1 0 1 /INTC 0 1	C-MOS in C-MOS in C-MOS in Push-pull C-MOS in Mode Sel C-MOS in C-MOS in	ection Bits put mode; put mode; put mode; output mode; put mode; put mode; put mode;	interrupt on interrupt on interrupt on de interrupt on s interrupt on interrupt on	falling edg rising and rising edg falling edg	jes falling edgi es jes				
.3 and .2 .1 and .0	1 0 0 1 1 P0.0 0	1 /INT1 0 1 0 1 /INTC	C-MOS in C-MOS in C-MOS in Push-pull C-MOS in C-MOS in C-MOS in Push-pull	ection Bits put mode; put mode; put mode; output mode; put mode; put mode; put mode; output mode;	interrupt on interrupt on interrupt on de interrupt on s interrupt on interrupt on	falling edg rising and rising edg falling edg rising and	jes falling edge es jes falling edge				

 You can assign pull-up resistors to individual port 0 pins by making the appropriate settings to the P0PUR register. (P0PUR.3-P0PUR.0)



Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/\	N R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Regis	ster addressing	mode only					
7	P0.7	External Interr	upt (INT4)	Enable Bit	:			
	0	Disable interru	pt					
	1	Enable interrup	ot					
6	P0.6	External Interr	upt (INT4)	Enable Bit	:			
	0	Disable interru	pt					
	1	Enable interrup	ot					
5	P0.5	External Interr	upt (INT4)	Enable Bit	:			
	0	Disable interru	pt					
	1	Enable interrup	ot					
1		External Interr	• • •	Enable Bit	:			
		Disable interru						
	1	Enable interrup	ot					
3	P0.3	External Interr	upt (INT3)	Enable Bit				
	0	Disable interru	pt					
	1	Enable interrup	ot					
2	P0.2	External Interr	upt (INT2)	Enable Bit	:			
	0	Disable interru	pt					
	1	Enable interrup	ot					
1	P0.1	External Interr	upt (INT1)	Enable Bit	:			
	0	Disable interru	pt					
	1	Enable interrup	ot					
0	P0.0	External Interr	upt (INT0)	Enable Bit	:			
	0	Disable interru	• • •					
	1	Enable interrup						



it Identifier	.7	.6	.5	.4	.3	.2	.1	.0
eset Value	0	0	0	0	0	0	0	0
ead/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ddressing Mode	Registe	r addressing	mode only					
	P0.7 Ex	ternal Inter	rupt (INT4)	Pending F	lag Bit (se	e Note)		
	0 No	P0.7 extern	al interrupt	pending (w	/hen read)			
	1 P().7 external i	nterrupt is p	ending (wh	nen read)			
	P0.6 Ex	ternal Inter	rupt (INT4)	Pending F	lag Bit			
	0 No	P0.6 extern	al interrupt	pending (w	/hen read)			
	1 P().6 external i	nterrupt is p	ending (wh	nen read)			
	P0.5 E>	ternal Inter	rupt (INT4)	Pending F	lag Bit			
	0 No	P0.5 extern	al interrupt	pending (w	/hen read)			
	1 P().5 external i	nterrupt is p	ending (wh	nen read)			
	0 No	0 P0.4 extern 0.4 external i	al interrupt	pending (w	/hen read)			
	P0.3 E>	ternal Inter	rupt (INT3)	Pending F	lag Bit			
	0 No	P0.3 extern	al interrupt	pending (w	/hen read)			
	1 P().3 external i	nterrupt is p	ending (wh	nen read)			
	P0.2 E>	ternal Inter	rupt (INT2)	Pending F	lag Bit			
	0 No	P0.2 extern	al interrupt	pending (w	/hen read)			
	1 P().2 external i	nterrupt is p	ending (wh	nen read)			
	P0.1 Ex	ternal Inter	rupt (INT1)	Pending F	lag Bit			
	0 No	P0.1 extern	al interrupt	pending (w	/hen read)			
	1 P().1 external i	nterrupt is p	ending (wh	nen read)			
1	P0.0 E>	ternal Inter	rupt (INT0)	Pending F	lag Bit			
	0 No	P0.0 extern	al interrupt	pending (w	/hen read)			
	1 P(.0 external i	ntorrunt in r					

NOTE: To clear an interrupt pending condition, write a "0" to the appropriate pending flag bit. Writing a "1" to an interrupt pending flag (P0PND.7-0) has no effect.



it Identifier	.7	.6	.5	.4	.3	.2	.1	.0
eset Value	0	0	0	0	0	0	0	0
ead/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ddressing Mode	Registe	r addressing	mode only					
	P0.7 P	ıll-up Resist	tor Enable	Bit				
	0 Dis	able pull-up	resistor					
	1 Er	able pull-up	resistor					
	P0.6 Pi	ıll-up Resist	tor Enable	Bit				
	0 Dis	sable pull-up	resistor					
	1 Er	able pull-up	resistor					
	P0.5 Pi	III-up Resist	tor Enable	Bit				
	0 Dis	able pull-up	resistor					
	1 En	able pull-up	resistor					
	P0.4 Pi	ıll-up Resist	or Enable	Bit				
		able pull-up						
	1 Er	able pull-up	resistor					
	P0.3 Pi	III-up Resist	tor Enable	Bit				
	0 Dis	able pull-up	resistor					
		able pull-up						
	P0.2 Pi	ıll-up Resist	tor Enable	Bit				
		sable pull-up						
	1 En	able pull-up	resistor					
	P0.1 Pi	ıll-up Resist	tor Enable	Bit				
	0 Dis	able pull-up	resistor					
		able pull-up						
)	P0 0 Pi	ıll-up Resist	or Enable	Bit				
		able pull-up						
		able pull-up						



Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0			
Reset Value		1	1	1	1	1	1	1	1			
Read/Write	R	Ŵ	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Addressing Mode	Reg	ister a	addressing	mode only								
7 and .6	P1.7	′ Mod	le Selectio	n Bits								
	0	0	C-MOS in	put mode								
	0	1	Open-drai	n output m	ode							
	1	0	Push-pull	output mod	de							
	1	1	C-MOS in	put with pu	ll up mode							
5 and .4	P1.6	6 Mod	le Selectio	n Bits								
	0	0	C-MOS in	put mode								
	0											
	1	0	Push-pull	-pull output mode								
	1	1	C-MOS in	put with pu	II up mode							
3 and .2	P1.5	5 Mod	le Selectio	n Bits								
	0	0	C-MOS in	put mode								
	0	1	Open-drai	n output m	ode							
	1	0	Push-pull	output mod	de							
	1	1	C-MOS in	put with pu	ll up mode							
1 and .0	D4 /	Mod	le Selectio	n Dita								
		r	1									
	0	0	C-MOS in	•	ada							
	0	1		n output m								
	1	0	Push-pull output mode									
1 1 C-MOS input with pull up mode												

4.2.23 P1CONH: Port 1 Control Register (High Byte) (EAH, Set1, Bank0)



Bit Identifier	.	7	.6	.5	.4	.3	.2	.1	.0	
Reset Value		0	0	0	0	0	0	0	0	
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Reg	ister a	addressing	mode only						
7 and .6	P1.3	B/NSS	Mode Sel	ection Bits	6					
	0	0	C-MOS in	put mode						
	0	1	Alternative	e function ((NSS)					
	1	0	Push-pull	output mo	de					
	1	1	C-MOS in	put with pu	III up mode					
5 and .4	-	r	Mode Sel		S					
	0	0	C-MOS in							
	0	1		e function (
	1	0	· ·	output mo						
	1	1	C-MOS in	put with pl	III up mode					
3 and .2	P1. 1	/MOS	SI Mode Se	lection Bi	ts					
	0	0	C-MOS in	put mode						
	0	1	Alternative	e function ((MOSI)					
	1	0	Push-pull	output mo	de					
	1	1	C-MOS in	put with pu	III up mode					
1 and .0	P1.0)/MIS	O Mode Se	lection Bi	ts					
	0	0	C-MOS in	put mode						
	0	1	Alternative	e function ((MISO)					
	1	0	Push-pull	output mo	de					
	1	1	C-MOS input with pull up mode							



Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0		
Reset Value		0	0	0	0	0	0	0	0		
Read/Write	R	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Register addressing mode only										
7	P1.7 Output Mode Pull-up Resistor Enable Bit										
	0 Disable pull-up resistor										
	1	Enab	le pull-up i	resistor							
6	P1.6	6 Outp	out Mode I	Pull-up Res	sistor Enat	ole Bit					
	0 Disable pull-up resistor										
	1	Enab	le pull-up i	resistor							
5	P1.5 Output Mode Pull-up Resistor Enable Bit										
	0	Disat	le pull-up	resistor							
	1	Enab	le pull-up i	resistor							
	 0 Disable pull-up resistor 1 Enable pull-up resistor 										
3	P1 3	3 Outr	ut Mode I	Pull-up Res	sistor Fnat	ole Bit					
-	0	-	ble pull-up								
	1		le pull-up i								
2	P1.2	2 Outp	out Mode I	Pull-up Res	sistor Enat	ole Bit					
	0	Disat	le pull-up	resistor							
	1	Enab	le pull-up i	resistor							
1	P1.1 Output Mode Pull-up Resistor Enable Bit										
	0	Disab	le pull-up	resistor							
	1	Enab	le pull-up i	resistor							
0	P1.0	0 Outr	out Mode	Pull-up Res	sistor Enab	Die Bit					
0	P1.0		out Mode I ble pull-up	Pull-up Res resistor	sistor Enat	DIE BIT					



Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0	
Reset Value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Register addressing mode only								
.1 and .0	P2.0/INT	5 Mode Sel	ection Bits	6					
	0 0	C-MOS in	C-MOS input mode; interrupt on falling edges						
	0 1	C-MOS in	C-MOS input mode; interrupt on rising edges and falling edges						

4.2.26 P2CONL: Port 2 Control Register (Low Byte) (EDH, Set1, Bank0)

NOTE: Pull-up resistors can be assigned to individual port 2 pins by making the appropriate settings to the P2PUR control register, location EEH, set 1, bank 0.

C-MOS input mode; interrupt on rising edges

4.2.27 P2INT: Port 2 External Interrupt Enable Register (E5H, Set1, Bank0)

1

1

0

1

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register a	ddressing	mode only					

.0

P2.0 External Interrupt (INT4) Enable Bit

0	Disable interrupt
1	Enable interrupt

Output mode; push-pull or open-drain output (refer to P2OUTMD)

4.2.28 P2OUTMD: Port 2 Output Mode Selection Register (F3H, Set1, Bank1)

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register a	addressing	mode only					
0		nut Mada (Coloction E					

.0

P2.0 Output Mode Selection Bit

0	Push-pull output mode
1	Open-drain output mode



	r	n	n	1	1	1	n	1
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

4.2.29 P2PND: Port 2 External Interrupt Pending Register (E6H, Set1, Bank0)

.0

P2.0 External Interrupt (INT4) Pending Flag Bit

0	No P2.0 external interrupt pending (when read)
1	P2.0 external interrupt is pending (when read)

NOTE: To clear an interrupt pending condition, write a "0" to the appropriate pending flag bit. Writing a "1" to an interrupt rending flag (P2PND.0-7) has no effect.

4.2.30 P2PUR: Port 2 Pull-Up Resistor Enable Register (EEH, Set1, Bank0)

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register a	ddressing	mode only					

.0

P2.0 Pull-up Resistor Enable Bit

0	Disable pull-up resistor
1	Enable pull-up resistor



Bit Identifier	-	.7	.6	.5	.4	.3	.2	.1	.0		
Reset Value		0	0	0	0	0	0	0	0		
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Reg	Register addressing mode only									
7 and .6	Pac	Package selection and Alternative function select Bits									
	0	0 0 24 pin package P3.0: T0PWM/T0CAP/T1CAP, P3.1: REM/T0CK									
	0	Others Not used for S3F80Q5									
5	P3. 1	l Fund	ction Sele	ction Bit							
	0	0 Normal I/O selection									
	1	1 Alternative function enable (REM/T0CK)									
4 and .3	P3. 1	P3.1 Mode Selection Bits									
	0	0 0 Schmitt trigger input mode									
	0	0 1 Open-drain output mode									
	1	1 0 Push pull output mode									
	1	1 Schmitt trigger input with pull up resistor									
2	Fun	ction	Selection	Bit for P3.	0						
	0	Norr	nal I/O sele	ection							
	1	1 Alternative function enable (P3.0: T0PWM/T0CAP/T1CAP)									
1 and .0	P3.() Mod	e Selectio	n bits							
	0	0		igger input	mode						
	0	1		in output m							
	1	0	Push pull	output mo	de						
		1 1 Schmitt trigger input with pull up resistor									

4.2.31 P3CON: Port 3 Control Register (EFH, Set1, Bank0)

- 1. The port 3 data register, P3, at location E3H, set1, bank0, contains three bit values which correspond to the following Port 3 pin functions.

a. Port 3, bit 7: carrier signal on ("1") or off ("0").

b. Port 3, bit 1, 0: P3.1/REM/TOCK pin, bit 0: P3.0/T0PWM/T0CAP/T1CAP pin.

- 2. The alternative function enable/disable are enabled in accordance with function selection bit (bit 5 and bit 2).
- 3. Following Table is the specific example about the alternative function and pin assignment according to the each bit control of P3CON in 24-pin package.

		P3C	ON			Each Function Description a	and Assignment to P3.0-P3.3
B5	B4	B3	B2	B1	B0	P3.0	P3.1
0	х	х	0	х	х	Normal I/O	Normal I/O
0	х	х	1	0	0	T0_CAP/T1_CAP	Normal I/O
0	х	х	1	1	1	T0_CAP/T1_CAP	Normal I/O
0	х	х	1	0	1	TOPWM	Normal I/O
0	х	х	1	1	0	TOPWM	Normal I/O
1	0	0	0	х	х	Normal I/O	TOCK
1	1	1	0	х	х	Normal I/O	TOCK
1	0	1	0	х	х	Normal I/O	REM
1	1	0	0	х	х	Normal I/O	REM
1	0	0	1	0	0	T0_CAP/T1_CAP	TOCK
1	1	1	1	1	1	T0_CAP/T1_CAP	TOCK
1	0	1	1	0	1	TOPWM	REM
1	1	0	1	1	0	TOPWM	REM
1	0	0	1	0	1	TOPWM	Normal Input
1	1	1	1	1	0	TOPWM	Normal Input
1	0	1	1	0	0	T0_CAP/T1_CAP	REM
1	1	0	1	1	1	T0_CAP/T1_CAP	REM

Table 4-3 Each Function Description and Pin Assignment of P3CON in 24-Pin Package



4.2.32 P3OUTPU: Port 3 Output Pull-Up Resistor Enable Register (F4H, Set1, Bank1)

Enable pull-up resistor

1

Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
Reset Value		_	_	_	_	_	_	0	0
Read/Write		_	_	-	_	_	-	R/W	R/W
Addressing Mode	Reg	ister a	ddressing	mode only					
.7–.2	Not	used f	or S3F80C	25					
.1	P3. 1	l Outp	out Mode F	Pull-up Res	sistor Enab	ole Bit			
	0	Disab	ole pull-up i	resistor					
	1	Enab	le pull-up r	esistor					
.0	P3.0) Outp	out Mode F	Pull-up Res	sistor Enab	ole Bit			
	0	Disab	ole pull-up i	resistor					



Bit Identifier	.7	-	6	.5	.4	.3	.2	.1	.0
Reset Value	0		0	0	0	0	0	0	0
Read/Write	R/W	R	Ŵ	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Registe	addre	ssing	mode only					
.7–.4	Destina	tion Re	egiste	er Page Sel	lection Bit	S			
	0 0	0	0	Destinatio	n: page 0	(NOTE)			

.3–.0	Sou	rce R	egist	er Pa	ge Selection Bits
	0	0	0	0	Source: page 0 (NOTE)

NOTE: In the S3F80Q5 microcontroller, a paged expansion of the internal register file is not implemented. For this reason, only page 0 settings are valid. Register page pointer values for the source and destination register page are automatically set to "0000B" following a hardware reset. These values should not be changed curing normal operation.



Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0				
Read/Write		· _	_	R/W	R/W	R/W	R/W	R/W				
Addressing Mode	Regis	ster addressing	mode only									
7–.4	Not u	used for S3F80	Q5									
3	Key-	Key-in Reset Indicating Bit										
	0	Reset is not g	enerated by	y P0 extern	al INT							
	1	Reset is gene	rated by P0) external IN	NT							
2	WDT	Reset Indicat	ing Bit									
	0	Reset is not g	enerated by	y WDT (wh	en read)							
	1	Reset is gene	rated by W	DT (when r	ead)							
1	LVD	Reset Indicati	ng Bit									
	0	Reset is not g	enerated b	y LVD (whe	en read)							
	1	Reset is gene	erated by LV	/D (when re	ead)							
D	POR	Reset Indicati	ing Bit									
	0	Reset is not g	enerated by	y POR (whe	en read)							
	1	Reset is gene	rated by PC	OR (when re	ead)							
		State of RESE	-	ds on Res	et Source	1	1	T				
	.7	.6	.5	.4	.3	.2	.1	.0				
POR	_	· _	-	0	0	0	1	1				
LVD					0	0		(2)				

NOTE:

WDT, Key-in

1. To clear an indicating register, write a "0" to indicating flag bit. Writing a "1" to a reset indicating flag (RESETID.0–.3) has no effect.

_

_

2. Not affected by any other reset.

3. Bits corresponding to sources that are active at the time of reset will be set.

_

_

(2)

(3)

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	1	1	0	0	0	_	_	_
Read/Write	R/W	R/W	R/W	R/W	R/W	_	_	_
Addressing Mode	Register a	addressing	mode only					
.7–.3	Register	Pointer 0 A	Address Va	alue				
	areas in th two 8-byte RP0 point	ne register e register sl	file. Using t ices at one is C0H in re	the register time as ac	pointers R tive workin	he 248-byte P0 and RP og register s electing the	1, you can pace. Afte	select r a reset,
	Notucod	for S3F80C)5					
.2–.0								

4.2.35 RP0: Register Pointer 0 (D6H, Set1, Bank0)

4.2.36 RP1: Register Pointer 1 (D7H, Set1, Bank0)

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	1	1	0	0	1	_	_	_
Read/Write	R/W	R/W	R/W	R/W	R/W	-	-	-
Addressing Mode	Register a	ddressing	mode only					
.7–.3	Register p areas in th two 8-byte RP1 point	oointer 1 ca ne register e register sl	file. Using t ices at one is C8H in re	lently point he register time as ac	pointers R tive workin	ne 248-byte P0 and RP g register s electing the	1, you can pace. After	select a reset,
.2–.0	Not used t	for S3F80C	25					

		, , , ,						
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	х	х	х	х	х	х	х	х
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register a	addressing	mode only					
.7–.0	Stack Po	inter Addro	ess (Low E	Byte)				
	The SP va	alue is unde	efined follov	wing a rese	t			

4.2.37 SPL: Stack Pointer (Low Byte) (D9H, Set1, Bank0)



Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
eset Value	0	0	0	0	0	0	0	0
ead/Write	RV	V RW	RW	RW	RW	RW	RW	RW
ddressing Mode	Regis	ter addressing	mode only					
,	SPI Ir	nterrupt Enabl	e/Disable	Bit				
	0 5	SPI Interrupt Di	sable					
	1 5	SPI Interrupt Er	nable					
5	SPI E	nable Bit						
	0 5	SPI Disable						
	1 5	SPI Enable						
5	Data	Order Selectio	on Bit					
	0 1	SB First						
		JSB First MSB First						
4	1 Maste		Selection	Bit				
	1 N Maste 0 S 1 N	MSB First er/Slave Mode Slave Mode	Selection	Bit				
	1 Maste 0 S 1 M	MSB First er/Slave Mode Blave Mode Master Mode		Bit				
	1 Masta 0 S 1 M Clock	MSB First er/Slave Mode Slave Mode Master Mode	n Idle	Bit				
3	1 N Maste 0 S 1 N Clock 0 (1 (MSB First er/Slave Mode Slave Mode Master Mode A Polarity Bit Clock Low whe	n Idle	Bit				
3	1 N Maste 0 S 1 N Clock	MSB First er/Slave Mode Slave Mode Master Mode A Polarity Bit Clock Low whe Clock High whe	n Idle m Idle					
3	1 Masta 0 5 1 M Clock 0 0 1 0 5 0 5	MSB First er/Slave Mode Slave Mode Master Mode A Polarity Bit Clock Low whe Clock High whe A Phase Bit	n Idle en Idle leading edg	ge of SPCK				
3	1 N Maste 0 S 1 N Clock 0 (0 1 (0 5 1 S	MSB First er/Slave Mode Slave Mode Master Mode Aster Mode Clock Low whe Clock Low whe Clock High whe A Phase Bit Sample on the Sample on the	n Idle en Idle leading edg trailing edg	ge of SPCK				
3	1 Masta 0 (1) 1 M 0 (1) 0 (1) 1 (1) 0 (2) 1 (2) 5PCH	MSB First er/Slave Mode Blave Mode Master Mode Master Mode Clock Low whe Clock Low whe Clock High whe Clock Hig	n Idle en Idle leading edg trailing edg	ge of SPCK				
3 2	1 N Maste 0 S 1 N Clock 0 (1 (0 S 1 S SPCH 0	MSB First er/Slave Mode Slave Mode Master Mode Master Mode Clock Low whe Clock Low whe Clock High whe Clock High whe Sample on the Sample on the Clock Rate Selection () fosc/4	n Idle en Idle leading edg trailing edg	ge of SPCK				
4 3 2 10	1 Masta 0 (1) 1 Masta 0 (2) 1	MSB First er/Slave Mode Slave Mode Master Mode Master Mode A Polarity Bit Clock Low whe Clock High whe Clock Hi	n Idle en Idle leading edg trailing edg	ge of SPCK				



4.2.39 SPISTAT: SPI Status Register (EAH, Set1, Bank1)

					-				
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0
Reset Value	(C	0	0	_	_	_	_	0
Read/Write	F	२	R	R	-	_	-	_	RW
Addressing Mode	Regi	ister a	ddressing	mode only	,				
.7	CDI	Intorr	upt Pendi	na Bit					
.1									
		-	ending	~					
	1	Interr	upt pendin	g					
.6	SDI	Enab	le Bit						
.0									
			rite collisio	n					
	1	Write	collision						
.5	Mod	le Fau	ult Bit						
	0	No M	lode fault						
	1	Mode	e fault						
	LL								
4 and .1	Not u	used	for S3F80C	Q5.					
.0	Dou	ble S	PI Speed E	Bit					
	0	Singl	е						
	1	Doub	le when in	Master Mo	ode				



4.2.40 STOPCON: Stop Control Register (FBH, Set1, Bank0)

Bit Identifier	.7		6		5		4	.3	.2	.1	.0
Reset Value	0		0	(C	()	0	0	0	0
Read/Write	W	١	N	٧	V	٧	V	W	W	W	W
Addressing Mode	Regist	er addre	ssing	mode	only						
.7–.0	Stop (Control I	Regist	ter er	able	bits					
	1	0 1	0	0	1	0	1	Enable St	op Mode		
			Other	value)			Disable St	top Mode		

NOTE:

1. To get into Stop Mode, stop control register must be enabled just before STOP instruction.

2. When Stop Mode is released, stop control register (STOPCON) value is cleared automatically.

3. It is prohibited to write another value into STOPCON.

4.2.41 SYM: System Mode Register (DEH, Set1, Bank0)

			-	-									
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0				
Reset Value		0	_	_	х	х	х	0	0				
Read/Write	R	/W	-	_	R/W	R/W	R/W	R/W	R/W				
Addressing Mode	Reg	ister a	r addressing mode only										
.7	Tri-S	State	Externa	I Interface C	ontrol Bit ⁽	1)							
	0	Norr	mal ope	ation (disable	e tri-state op	eration)							
	1	Set	external	interface line	s to high im	pedance (e	enable tri-st	ate operati	on)				
.6 and .5	Not	used	for S3F	30Q5 <mark>(2)</mark>									
.4– .2	Fas	t Inte	rrupt Le	vel Selection	n Bits ⁽³⁾								
	0	0		RQO									
	0	0		RQ1									
	0	1		RQ2									
	0	1		RQ3									
	1	0		RQ4									
	1	0		lot used for S	3E8005								
	1	1		RQ6									
	1	1		RQ7									
		1											
.1	Fac	1 1040		able Bit ⁽⁴⁾									
		1	-										
	0			interrupt proc									
	1	Ena	DIE TAST	interrupt proc	essing								
•					`								
.0		1		Enable Bit ⁽⁵									
	0	Disa	ble glob	al interrupt pr	ocessing								

NOTE:

- 1. Because an external interface is not implemented for the S3F80Q5, SYM.7 must always be "0".
- 2. Although the SYM register is not used, SYM.5 should always be "0". If you accidentally write a "1" to this bit during normal operation, a system malfunction may occur.

Enable global interrupt processing

3. You can select only one interrupt level at a time for fast interrupt processing.

1

- 4. Setting SYM.1 to "1" enables fast interrupt processing for the interrupt level currently selected by SYM.2–SYM.4.
- Following a reset, you must enable global interrupt processing by executing an EI instruction (not by writing a "1" to SYM.0)

Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0		
Reset Value		0	0	0	0	0	0	0	0		
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Reg	ister a	addressing	mode only							
.7 and .6	Timer 0 Input Clock Selection Bits										
	0	0	f _{OSC} /4096								
	0	1	f _{OSC} /256								
	1	0	f _{OSC} /8								
	1	1	External c	lock input	(at the T0C	K pin, P3.1)				
.5 and .4	Timer 0 Operating Mode Selection Bits										
		0 0 Interval timer mode (counter cleared by match signal)									
	0	1 Capture mode (rising edges, counter running, OVF interrupt can occur)									
	1	0 Capture mode (falling edges, counter running, OVF interrupt can occur)									
	1	1 PWM mode (Match and OVF interrupt can occur)									
3	0	ner 0 Counter Clear Bit No effect (when write)									
	1	Clea	ar 10 counte	er, IOCNI	(when write	:)					
2	Tim	er 0 C	Overflow In	terrupt En	able Bit ^{(Ne}	OTE)					
	0	· ·									
	1										
1	Tim	er 0 M	/atch/Capt	ure Interru	upt Enable	Bit					
	0	Timer 0 Match/Capture Interrupt Enable Bit 0 Disable T0 match/capture interrupt									
	1										
	L	1			•						
0	Timer 0 Match/Capture Interrupt Pending Flag Bit										
	0	No T0 match/capture interrupt pending (when read)									
	0	Clear T0 match/capture interrupt pending condition (when write)									
		1						-	-		
	1	T0 n	natch/captu	ire interrup	t is pending	(when rea	d)				

NOTE: A timer 0 overflow interrupt pending condition is automatically cleared by hardware. However, the timer 0 match/capture interrupt, IRQ0, vector FCH, must be cleared by the interrupt service routine (S/W).

Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0		
leset Value		0	0	0	0	0	0	0	0		
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Reg	ister a	addressing	mode only	,						
.7 and .6	Timer 1 Input Clock Selection Bits										
	0	0	f _{OSC} /4								
	0	1	f _{OSC} /8								
	1	0	f _{OSC} /16								
	1	1	Internal cl	ock (count	er A flip-flop	o, T-FF)					
.5 and .4	Timer 1 Operating Mode Selection Bits										
	0	0 Interval timer mode (counter cleared by match signal)									
	0	1 Capture mode (rising edges, counter running, OVF can occur)									
	1	0 Capture mode (falling edges, counter running, OVF can occur)									
	1	1 1 Capture mode (rising and falling edges, counter running, OVF can occur)									
3	Tim	er 1 C	Counter Cl	ear Bit							
	0	0 No effect (when write)									
	1	Clea	ar T1 counte	er, T1CNT	(when write	e)					
2	 .			· · -							
2	Timer 1 Overflow Interrupt Enable Bit (NOTE)										
		 0 Disable T1 overflow interrupt 1 Enable T1 overflow interrupt 									
	1	Ena		now intern	upi						
1	Tim	er 1 M	/latch/Capt	ure Interr	upt Enable	Bit					
	0	0 Disable T1 match/capture interrupt									
	1	1 Enable T1 match/capture interrupt									
	Tim	er 1 M	/latch/Capt	ure Interr	upt Pendin	g Flag Bit					
0		0 No T1 match/capture interrupt pending (when read)									
0	0	INU									
0	0				nterrupt pen	ding condit	tion (when	write)			
0		Clea	ar T1 match	/capture in	nterrupt pen ot is pending	-		write)			

NOTE: A timer 1 overflow interrupt pending condition is automatically cleared by hardware. However, the timer 1 match/capture interrupt, IRQ1, vector F6H, must be cleared by the interrupt service routine (S/W).

PS030903-1017

Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0	
Reset Value		0	0	0	0	0	0	0	0	
Read/Write	R	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Reg	ister a	addressing	mode only						
.7 and .6	Timer 2 Input Clock Selection Bits									
	0	0	f _{OSC} /4							
	0	1	f _{OSC} /8							
	1	0	f _{OSC} /16							
	1	1	Internal cl	ock (count	er A flip-flop	o, T-FF)				
.5 and .4	Timer 2 Operating Mode Selection Bits									
	0	0 0 Interval timer mode (counter cleared by match signal)								
	0	1 Capture mode (rising edges, counter running, OVF can occur)								
	1	0 Capture mode (falling edges, counter running, OVF can occur)								
	1	1 1 Capture mode (rising and falling edges, counter running, OVF can occur								
.3	Tim	er 2 (Counter Cle	ear Bit						
	0 No effect (when write)									
	1	Clea	r T2 counte	er, T2CNT	(when write	e)				
.2	Timer 2 Overflow Interrupt Enable Bit (NOTE)									
	0 Disable T2 overflow interrupt									
	1	Ena	ble T2 over	flow interru	ıpt					
.1	Tim	er 2 N	latch/Capt	ure Interru	upt Enable	Bit				
1	Tim 0	1	latch/Capt ble T2 mat		-	Bit				
1		Disa		ch/capture	interrupt	Bit				
	0	Disa Ena	ble T2 mat	ch/capture ch/capture	interrupt interrupt					
	0 1 Tim	Disa Enal er 2 M	ble T2 mat ble T2 mato Match/Capt	ch/capture ch/capture ure Interru	interrupt interrupt upt Pendin	g Flag Bit	ad)			
	0 1 Tim 0	Disa Enal er 2 M	ble T2 mat ble T2 mato Match/Capt	ch/capture ch/capture ure Interru apture inter	interrupt interrupt upt Pendin rupt pendir	g Flag Bit ng (when re	,	write)		
.0	0 1 Tim	Disa Ena er 2 M No T	ble T2 mat ble T2 mato Match/Capt T2 match/ca nr T2 match	ch/capture ch/capture ure Interru apture inter /capture in	interrupt interrupt upt Pendin	g Flag Bit ng (when re ding condit	ion (when	write)		

NOTE: A timer 2 overflow interrupt pending condition is automatically cleared by hardware. However, the timer 2 match/capture interrupt, IRQ3, vector F2H, must be cleared by the interrupt service routine (S/W).



5 Interrupt Structure

5.1 Overview

The S3C8/S3F8-series interrupt structure has three basic components: levels, vectors, and sources. The SAM8RC CPU recognizes up to eight interrupt levels and supports up to 128 interrupt vectors. When a specific interrupt level has more than one vector address, the vector priorities are established in hardware. A vector address can be assigned to one or more sources.

5.1.1 Levels

Interrupt levels are the main unit for interrupt priority assignment and recognition. All peripherals and I/O blocks can issue interrupt requests. In other words, peripheral and I/O operations are interrupt-driven. There are seven possible interrupt levels: IRQ0-IRQ7 (IRQ5 is reserved for S3F80Q5), also called level 0-level 7 (level 5 is reserved for S3F80Q5). Each interrupt level directly corresponds to an interrupt request number (IRQn). The total number of interrupt levels used in the interrupt structure varies from device to device. The S3F80Q5 interrupt structure recognizes seven interrupt levels.

The interrupt level numbers 0 through 7 (5 is reserved for S3F80Q5) do not necessarily indicate the relative priority of the levels. They are simply identifiers for the interrupt levels that are recognized by the CPU. The relative priority of different interrupt levels is determined by settings in the interrupt priority register, IPR. Interrupt group and subgroup logic controlled by IPR register settings lets you define more complex priority relationships between different levels.

5.1.2 Vectors

Each interrupt level can have one or more interrupt vectors, or it may have no vector address assigned at all. The maximum number of vectors that can be supported for a given level is 128. (The actual number of vectors used for S3C8/S3F8-series devices is always much smaller.) If an interrupt level has more than one vector address, the vector priorities are set in hardware. The S3F80Q5 uses sixteen (24-QFN) vectors. One vector addresses are shared by four (24-QFN) interrupt sources.

5.1.3 Sources

A source is any peripheral that generates an interrupt. A source can be an external pin or a counter overflow, for example. Each vector can have several interrupt sources. In the S3F80Q5 interrupt structure, there are 19 (24-QFN) possible interrupt sources.

When a service routine starts, the respective pending bit is either cleared automatically by hardware or is must be cleared "manually" by program software. The characteristics of the source's pending mechanism determine which method is used to clear its respective pending bit.



5.1.4 Interrupt Types

The three components of the S3C8/S3F8-series interrupt structure described above-levels, vectors, and sourcesare combined to determine the interrupt structure of an individual device and to make full use of its available interrupt logic. There are three possible combinations of interrupt structure components, called interrupt types 1, 2, and 3.

The types differ in the number of vectors and interrupt sources assigned to each level; (see *Figure 5-1*):

- Type 1: One level (IRQn) + one vector (V_1) + one source (S_1)
- Type 2: One level (IRQn) + one vector (V₁) + multiple sources (S₁ S_n)
- Type 3: One level (IRQn) + multiple vectors $(V_1 V_n)$ + multiple sources $(S_1 S_n, S_{n+1} S_{n+m})$

In the S3F80Q5 microcontroller, all three interrupt types are implemented.




Figure 5-1 S3C8/S3F8-Series Interrupt Types



Г

The S3F80Q5 microcontroller supports nineteen (24-QFN) interrupt sources. Fifteen (24-QFN) of the interrupt sources have a corresponding interrupt vector address; the remaining four (24-QFN) interrupt sources share by one vector address. Seven interrupt levels are recognized by the CPU in this device-specific interrupt structure, as shown in *Figure 5-2*.

When multiple interrupt levels are active, the interrupt priority register (IPR) determines the order in which contending interrupts are to be serviced. If multiple interrupts occur within the same interrupt level, the interrupt with the lowest vector address is usually processed first (The relative priorities of multiple interrupts within a single level are fixed in hardware).

When the CPU grants an interrupt request, interrupt processing starts: All other interrupts are disabled and the program counter value and status flags are pushed to stack. The starting address of the service routine is fetched from the appropriate vector address (plus the next 8-bit value to concatenate the full 16-bit address) and the service routine is executed.

Levels(7)	Vectors(16)	Sources(19)	Res	et/Clear
RESET —	100H	Basic timer overflow		H/W
1000	FCH	Timer 0 match/capture		S/W
IRQ0 —	FAH	Timer 0 overflow		H/W
	F6H ——	Timer 1 match/capture		S/W
IRQ1 —	F4H	Timer 1 overflow		H/W
	ECH	Counter A		H/W
IRQ2	EEH	FRT match		S/W
	EAH	SPI interrupt	H/W	S/W
	F2H	Timer 2 match/capture		S/W
IRQ3 —	F0H) Timer 2 overflow		H/W
IRQ4 —	D0H	P2.0 external interrupt	(2)	S/W
	E6H	P0.3 external interrupt	(2)	S/W
IRQ6 —	E4H	P0.2 external interrupt		S/W
	E2H	P0.1 external interrupt		S/W
	└─── E0H───	P0.0 external interrupt		S/W
		P0.7 external interrupt		S/W
IRQ7 —	——— E8H ———	P0.6 external interrupt		S/W
		P0.5 external interrupt		S/W
		P0.4 external interrupt	(2)	S/W

Figure 5-2 S3F80Q5 Interrupt Structure

NOTE:

- 1. Reset interrupt vector address (Basic timer overflow) can be varied by Smart Option.
- 2. 24-QFN package only.



5.1.5 Interrupt Vector Addresses

All interrupt vector addresses for the S3F80Q5 interrupt structure are stored in the vector address area of the internal program memory ROM, 00H–FFH; (see *Figure 5-3*).

You can allocate unused locations in the vector address area as normal program memory. If you do so, please be careful not to overwrite any of the stored vector addresses; (see <u>Table 5-1</u> lists all vector addresses).

The program reset address in the ROM is 0100H. Reset address can be changed by Smart Option (Refer to Figure 14-2 or Figure 2-2).




Figure 5-3 ROM Vector Address Area

NOTE: The size of ISPTM sector can be varied by Smart Option (Refer to Figure 2-2 and Figure 14-2). According to the Smart Option setting related to the ISP, ISP reset vector address can be changed one of addresses to be selected (200H, 300H, 500H, or 900H).

Vector Address			Req	uest	Reset	Reset/Clear	
Decimal Value	Hex Value	Interrupt Source	Interrupt Level	Priority in Level	H/W	S/W	
256	100H	Basic timer overflow/POR	RESET	_		-	
252	FCH	Timer 0 match/capture	IRQ0	1	-	\checkmark	
250	FAH	Timer 0 overflow	-	0		-	
246	F6H	Timer 1 match/capture	IRQ1	1	-	\checkmark	
244	F4H	Timer 1 overflow	-	0		-	
236	ECH	Counter A		2		-	
238	EEH	FRT match	IRQ2	1		-	
234	EAH	SPI interrupt		0		\checkmark	
242	F2H	Timer 2 match/capture	IRQ3	1	-	\checkmark	
240	F0H	Timer 2 overflow	-	0		-	
232	E8H	P0.7 external interrupt	IRQ7	_	-	\checkmark	
232	E8H	P0.6 external interrupt	-	_	-	\checkmark	
232	E8H	P0.5 external interrupt	-	_	-	\checkmark	
232	E8H	P0.4 external interrupt	-	_	-	\checkmark	
230	E6H	P0.3 external interrupt	IRQ6	3	-	\checkmark	
228	E4H	P0.2 external interrupt	-	2	-	\checkmark	
226	E2H	P0.1 external interrupt	-	1	-	\checkmark	
224	E0H	P0.0 external interrupt	-	0	-	\checkmark	
208	D0H	P2.0 external interrupt	IRQ4	_	_	\checkmark	

Table 5-1 S3F80Q5 Interrupt Vectors

NOTE:

1. Interrupt priorities are identified in inverse order: "0" is highest priority, "1" is the next highest, and so on.

2. If two or more interrupts within the same level content, the interrupt with the lowest vector address usually has priority over one with a higher vector address. The priorities within a given level are fixed in hardware.

3. Reset (Basic timer overflow or POR) interrupt vector address can be changed by Smart Option (Refer to Figure 2-2).

4. P0.3-P0.5, P2.0 external interrupt is for 24-QFN package only.



5.1.6 Enable/Disable Interrupt Instructions (EI, DI)

Executing the Enable Interrupts (EI) instruction globally enables the interrupt structure. All interrupts are then serviced as they occur, and according to the established priorities.

NOTE: The system initialization routine that is executed following a reset must always contain an EI instruction to globally enable the interrupt structure.

During normal operation, you can execute the DI (Disable Interrupt) instruction at any time to globally disable interrupt processing. The EI and DI instructions change the value of bit 0 in the SYM register. Although you can manipulate SYM.0 directly to enable or disable interrupts, we recommend that you use the EI and DI instructions instead.

5.1.6.1 System-Level Interrupt Control Registers

In addition to the control registers for specific interrupt sources, four system-level registers control interrupt processing:

- The interrupt mask register, IMR, enables (un-masks) or disables (masks) interrupt levels.
- The interrupt priority register, IPR, controls the relative priorities of interrupt levels.
- The interrupt request register, IRQ, contains interrupt pending flags for each interrupt level (as opposed to each interrupt source).
- The system mode register, SYM, enables or disables global interrupt processing (SYM settings also enable fast interrupts and control the activity of external interface, if implemented).

Control Register	ID	R/W	Function Description
Interrupt Mask Register IMR		R/W	Bit settings in the IMR register enable or disable interrupt processing for each of the seven interrupt levels: IRQ0–IRQ7 (IRQ5 is reserved for S3F80Q5).
Interrupt Priority Register	IPR	R/W	Controls the relative processing priorities of the interrupt levels. The seven levels of the S3F80Q5 are organized into three groups: A, B, and C. Group A is IRQ0 and IRQ1, group B is IRQ2, IRQ3 and IRQ4, and group C is IRQ6, IRQ7.
Interrupt Request Register	IRQ	R	This register contains a request pending bit for each interrupt level.
System Mode Register	SYM	R/W	A dynamic global interrupt processing enables/disables, fast interrupt processing, and external interface control (an external memory interface is not implemented in the S3F80Q5 microcontroller).

 Table 5-2
 Interrupt Control Register Overview

5.1.7 Interrupt Processing Control Points

Interrupt processing can therefore be controlled in two ways: globally or by a specific interrupt level and source. The system-level control points in the interrupt structure are, therefore:

- Global interrupt enable and disable (by EI and DI instructions or by a direct manipulation of SYM.0)
- Interrupt level enable/disable settings (IMR register)
- Interrupt level priority settings (IPR register)
- Interrupt source enable/disable settings in the corresponding peripheral control registers
- **NOTE:** When writing the part of your application program that handles the interrupt processing, be sure to include the necessary register file address (register pointer) information.




Figure 5-4 Interrupt Function Diagram

5.1.8 Peripheral Interrupt Control Registers

For each interrupt source there is one or more corresponding peripheral control registers that let you control the interrupt generated by that peripheral; (see <u>Table 5-3</u>).

Table 5-3 Vectored Interrupt Source Control and Data Registers

Interrupt Source	Interrupt Level	Register(s)	Location(s) in Set 1	Bank
Timer 0 match/capture or Timer 0 overflow	IRQ0	TOCON (NOTE) TODATA	D2H D1H	Bank 0
Timer 1 match/capture or Timer 1 overflow	IRQ1	T1CON ^(NOTE) T1DATAH, T1DATAL	FAH F8H, F9H	Bank 0
Counter A or FRT match or SPI interrupt	IRQ2	CACON CADATAH, CADATAL FRTCON FRTDATA2/1/0 SPICON SPISTAT, SPIDATA	F3H F4H, F5H FCH F9H, FAH, FBH E9H EAH, EBH	Bank 0 Bank 1
Timer 2 match/capture or Timer 2 overflow	IRQ3	T2CON ^(NOTE) T2DATAH, T2DATAL	E8H E6H, E7H	Bank 1
P0.7 external interrupt P0.6 external interrupt P0.5 external interrupt P0.4 external interrupt	IRQ7	POCONH POINT POPND	E8H F1H F2H	Bank 0
P0.3 external interrupt P0.2 external interrupt P0.1 external interrupt P0.0 external interrupt	IRQ6	POCONL POINT POPND	E9H F1H F2H	Bank 0
P2.0 external interrupt	IRQ4	P2CONL P2INT P2PND	EDH E5H E6H	Bank 0

NOTE:

1. Because the timer 0, timer1 and timer 2 overflow interrupts are cleared by hardware, the T0CON, T1CON and T2CON registers control only the enable/disable functions. The T0CON, T1CON and T2CON registers contain enable/disable and pending bits for the timer 0, timer 1 and timer 2 match/capture interrupts, respectively.

2. If a interrupt is un-mask (Enable interrupt level) in the IMR register, the pending bit and enable bit of the interrupt should be written after a DI instruction is executed.

3. P0.3-P0.5, P2.0 external interrupt is for 24-QFN package only.

5.1.9 System Mode Register (SYM)

The system mode register, SYM (DEH, Set 1, Bank 0), is used to globally enable and disable interrupt processing and to control fast interrupt processing; (see *Figure 5-5*).

A reset clears SYM.7, SYM.1, and SYM.0 to "0". The 3-bit value, SYM.4-SYM.2, is for fast interrupt level selection and undetermined values after reset. SYM.6 and SYM5 are not used.

The instructions EI and DI enable and disable global interrupt processing, respectively, by modifying the bit 0 value of the SYM register. An Enable Interrupt (EI) instruction must be included in the initialization routine, which follows a reset operation, in order to enable interrupt processing. Although you can manipulate SYM.0 directly to enable and disable interrupts during normal operation, we recommend using the EI and DI instructions for this purpose.




Figure 5-5 System Mode Register (SYM)

5.1.10 Interrupt Mask Register (IMR)

The interrupt mask register, IMR (DDH, Set 1, and Bank 0) is used to enable or disable interrupt processing for individual interrupt levels. After a reset, all IMR bit values are undetermined and must therefore be written to their required settings by the initialization routine.

Each IMR bit corresponds to a specific interrupt level: bit 1 to IRQ1, bit 2 to IRQ2, and so on. When the IMR bit of an interrupt level is cleared to "0", interrupt processing for that level is disabled (masked). When you set a level's IMR bit to "1", interrupt processing for the level is enabled (not masked).

The IMR register is mapped to register location DDH in set 1 and Bank 0. Bit values can be read and written by instructions using the register addressing mode.




Figure 5-6 Interrupt Mask Register (IMR)



5.1.11 Interrupt Priority Register (IPR)

The interrupt priority register, IPR (FFH, Set 1, Bank 0), is used to set the relative priorities of the interrupt levels used in the microcontroller's interrupt structure. After a reset, all IPR bit values are undetermined and must therefore be written to their required settings by the initialization routine.

When more than one interrupt source is active, the source with the highest priority level is serviced first. If both sources belong to the same interrupt level, the source with the lowest vector address usually has priority (This priority is fixed in hardware).

To support programming of the relative interrupt level priorities, they are organized into groups and subgroups by the interrupt logic. Please note that these groups (and subgroups) are used only by IPR logic for the IPR register priority definitions; (see *Figure 5-7*):

- Group A IRQ0, IRQ1
- Group B IRQ2, IRQ3, IRQ4
- Group C IRQ6, IRQ7




Figure 5-7 Interrupt Request Priority Groups



As you can see in <u>Figure 5-8</u>, IPR.7, IPR.4, and IPR.1 control the relative priority of interrupt groups A, B, and C. For example, the setting "001B" for these bits would select the group relationship B > C > A; the setting "101B" would select the relationship C > B > A.

The functions of the other IPR bit settings are as follows:

- Interrupt group B has a subgroup to provide an additional priority relationship between for interrupt levels 2, 3, and 4. IPR.3 defines the possible subgroup B relationships. IPR.2 controls interrupt group B.
- IPR.0 controls the relative priority setting of IRQ0 and IRQ1 interrupts.




Figure 5-8 Interrupt Priority Register (IPR)

5.1.12 Interrupt Request Register (IRQ)

You can poll bit values in the interrupt request register, IRQ (DCH, Set 1, Bank 0), to monitor interrupt request status for all levels in the microcontroller's interrupt structure. Each bit corresponds to the interrupt level of the same number: bit 0 to IRQ0, bit 1 to IRQ1, and so on. A "0" indicates that no interrupt request is currently being issued for that level; a "1" indicates that an interrupt request has been generated for that level.

IRQ bit values are read-only addressable using Register addressing mode. You can read (test) the contents of the IRQ register at any time using bit or byte addressing to determine the current interrupt request status of specific interrupt levels. After a reset, all IRQ status bits are cleared to "0"

You can poll IRQ register values even if a DI instruction has been executed (that is, if global interrupt processing is disabled). If an interrupt occurs while the interrupt structure is disabled, the CPU will not service it. You can, however, still detect the interrupt request by polling the IRQ register. In this way, you can determine which events occurred while the interrupt structure was globally disabled.




Figure 5-9 Interrupt Request Register (IRQ)

5.1.13 Interrupt Pending Function Types

5.1.13.1 Overview

There are two types of interrupt pending bits: One type is automatically cleared by hardware after the interrupt service routine is acknowledged and executed; the other type must be cleared by the interrupt service routine.

5.1.13.2 Pending Bits Cleared Automatically by Hardware

For interrupt pending bits that are cleared automatically by hardware, interrupt logic sets the corresponding pending bit to "1" when a request occurs. It then issues an IRQ pulse to inform the CPU that an interrupt is waiting to be serviced. The CPU acknowledges the interrupt source by sending an IACK, executes the service routine, and clears the pending bit to "0". This type of pending bit is not mapped and cannot, therefore, be read or written by application software.

In the S3F80Q5 interrupt structure, the timer 0 overflow interrupt (IRQ0), the timer 1 overflow interrupt (IRQ1) and the counter A interrupt (IRQ2) belong to this category of interrupts whose pending condition is cleared automatically by hardware.

5.1.13.3 Pending Bits Cleared by the Service Routine

The second type of pending bit must be cleared by program software. The service routine must clear the appropriate pending bit before a return-from-interrupt subroutine (IRET) occurs. To do this, a "0" must be written to the corresponding pending bit location in the source's mode or control register.

In the S3F80Q5 interrupt structure, pending conditions for all interrupt sources except the timer 0 overflow interrupt, the timer 1 overflow interrupt and the counter A borrow interrupt, must be cleared by the interrupt service routine.

5.1.14 Interrupt Source Polling Sequence

The interrupt request polling and servicing sequence is as follows:

- 1. A source generates an interrupt request by setting the interrupt request bit to "1".
- 2. The CPU polling procedure identifies a pending condition for that source.
- 3. The CPU checks the interrupt level of source.
- 4. The CPU generates an interrupt acknowledge signal.
- 5. Interrupt logic determines the interrupt's vector address.
- 6. The service routine starts and the source's pending bit is cleared to "0" (by hardware or by software).
- 7. The CPU continues polling for interrupt requests.

5.1.15 Interrupt Service Routines

Before an interrupt request can be serviced, the following conditions must be met:

- Interrupt processing must be globally enabled (EI, SYM.0 = "1")
- The interrupt level must be enabled (IMR register-unmask)
- The interrupt level must have the highest priority if more than one level is currently requesting service
- The interrupt must be enabled at the interrupt's source (peripheral control register)

If all of the above conditions are met, the interrupt request is acknowledged at the end of the instruction cycle.

The CPU then initiates an interrupt machine cycle that completes the following processing sequence:

- 1. Reset (clear to "0") the interrupt enable bit in the SYM register (SYM.0) to disable all subsequent interrupts.
- 2. Save the program counter (PC) and status flags to the system stack.
- 3. Branch to the interrupt vector to fetch the address of the service routine.
- 4. Pass control to the interrupt service routine.

When the interrupt service routine is completed, the CPU issues an Interrupt Return (IRET). The IRET restores the PC and status flags and sets SYM.0 to "1", allowing the CPU to process the next interrupt request.

5.1.16 Generating interrupt Vector Addresses

The interrupt vector area in the ROM (except Smart Option ROM Cell- 003CH, 003DH, 003EH and 003FH) contains the addresses of interrupt service routines that correspond to each level in the interrupt structure. Vectored interrupt processing follows this sequence:

- 1. Push the program counter's low-byte value to the stack.
- 2. Push the program counter's high-byte value to the stack.
- 3. Push the FLAG register values to the stack.
- 4. Fetch the service routine's high-byte address from the vector location.
- 5. Fetch the service routine's low-byte address from the vector location.
- 6. Branch to the service routine specified by the concatenated 16-bit vector address.

NOTE: A 16-bit vector address always begins at an even-numbered ROM address within the range 00H–FFH.

5.1.17 Nesting of Vectored Interrupts

It is possible to nest a higher-priority interrupt request while a lower-priority request is being serviced. To do this, you must follow these steps:

- 1. Push the current 8-bit interrupt mask register (IMR) value to the stack (PUSH IMR).
- 2. Load the IMR register with a new mask value that enables only the higher priority interrupt.
- Execute an EI instruction to enable interrupt processing (a higher priority interrupt will be processed if it occurs).
- 4. When the lower-priority interrupt service routine ends, restore the IMR to its original value by returning the previous mask value from the stack (POP IMR).
- 5. Execute an IRET.

Depending on the application, you may be able to simplify the above procedure to some extent.

5.1.18 Instruction Pointer (IP)

The instruction pointer (IP) is used by all S3C8/S3F8-series microcontrollers to control the optional high-speed interrupt processing feature called fast interrupts. The IP consists of register pair IPH (DAH Set 1 Bank 0) and IPL (DBH Set 1 Bank 0). The IP register names are IPH (high byte, IP15–IP8) and IPL (low byte, IP7–IP0).



5.1.19 Fast Interrupt Processing

The feature called fast interrupt processing lets you specify that an interrupt within a given level be completed in approximately six clock cycles instead of the usual 22 clock cycles. To select a specific interrupt level for fast interrupt processing, you write the appropriate 3-bit value to SYM.4–SYM.2. Then, to enable fast interrupt processing for the selected level, you set SYM.1 to "1"

Two other system registers support fast interrupt processing:

- The instruction pointer (IP) contains the starting address of the service routine (and is later used to swap the program counter values), and
- When a fast interrupt occurs, the contents of the FLAGS register are stored in an unmapped, dedicated register called FLAGS' ("FLAGS prime").
- **NOTE:** For the S3F80Q5 microcontroller, the service routine for any one of the seven interrupt levels: IRQ0–IRQ7 (IRQ5 is reserved for S3F80Q5), can be selected for fast interrupt processing.

5.1.19.1 Procedure for Initiating Fast Interrupt

To initiate fast interrupt processing, follow these steps:

- 1. Load the start address of the service routine into the instruction pointer (IP).
- 2. Load the interrupt level number (IRQn) into the fast interrupt selection field (SYM.4–SYM.2)
- 3. Write a "1" to the fast interrupt enable bit in the SYM register.

5.1.19.2 Fast Interrupt Service Routine

When an interrupt occurs in the level selected for fast interrupt processing, the following events occur:

- 1. The contents of the instruction pointer and the PC are swapped.
- 2. The FLAG register values are written to the FLAGS' ("FLAGS prime") register.
- 3. The fast interrupt status bit in the FLAGS register is set.
- 4. The interrupt is serviced.
- 5. Assuming that the fast interrupt status bit is set, when the fast interrupt service routine ends, the instruction pointer and PC values are swapped back.
- 6. The content of FLAGS' ("FLAGS prime") is copied automatically back to the FLAGS register.
- 7. The fast interrupt status bit in FLAGS is cleared automatically.

5.1.19.3 Programming Guidelines

Remember that the only way to enable/disable a fast interrupt is to set/clear the fast interrupt enable bit in the SYM register, SYM.1. Executing an EI or DI instruction globally enables or disables all interrupt processing, including fast interrupts. If you use fast interrupts, remember to load the IP with a new start address when the fast interrupt service routine ends.





Instruction Set

6.1 Overview

The SAM8 instruction set is specifically designed to support the large register files that are typical of most SAM8 microcontrollers. There are 78 instructions.

The powerful data manipulation capabilities and features of the instruction set include:

- A full complement of 8-bit arithmetic and logic operations, including multiply and divide
- No special I/O instructions (I/O control/data registers are mapped directly into the register file)
- Decimal adjustment included in binary-coded decimal (BCD) operations
- 16-bit (word) data can be incremented and decremented
- Flexible instructions for bit addressing, rotate, and shift operations

6.1.1 Data Types

The SAM8 CPU performs operations on bits, bytes, BCD digits, and two-byte words. Bits in the register file can be set, cleared, complemented and tested. Bits within a byte are numbered from 7 to 0, where bit 0 is the least significant (right-most) bit.

6.1.2 Register Addressing

To access an individual register, an 8-bit address in the range 0 – 255 or the 4-bit address of a working register is specified. Paired registers can be used to construct 16-bit data or 16-bit program memory or data memory addresses. For detailed information about register addressing, please refer to Chapter 2 "Address Spaces."



6.1.3 Addressing Modes

There are seven explicit addressing modes: Register (R), Indirect Register (IR), Indexed (X), Direct (DA), Relative (RA), Immediate (IM) and Indirect (IA). For detailed descriptions of these addressing modes, please refer to Chapter 3 "Addressing Modes."

Mnemonic	Operands	Instruction			
Load Instructions					
CLR	dst	Clear			
LD	dst, src	Load			
LDB	dst, src	Load bit			
LDE	dst, src	Load external data memory			
LDC	dst, src	Load program memory			
LDED	dst, src	Load external data memory and decrement			
LDCD	dst, src	Load program memory and decrement			
LDEI	dst, src	Load external data memory and increment			
LDCI	dst, src	Load program memory and increment			
LDEPD	dst, src	Load external data memory with pre-decrement			
LDCPD	dst, src	Load program memory with pre-decrement			
LDEPI	dst, src	Load external data memory with pre-increment			
LDCPI	dst, src	Load program memory with pre-increment			
LDW	dst, src	Load word			
POP	dst	Pop from stack			
POPUD	dst, src	Pop user stack (decrementing)			
POPUI	dst, src	Pop user stack (incrementing)			
PUSH	Src	Push to stack			
PUSHUD	dst, src	Push user stack (decrementing)			
PUSHUI	dst, src	Push user stack (incrementing)			
Arithmetic Instruction	S				
ADC	dst,src	Add with carry			
ADD	dst,src	Add			
СР	dst,src	Compare			
DA	dst	Decimal adjust			
DEC	dst	Decrement			
DECW	dst	Decrement word			
DIV	dst,src	Divide			
INC	dst	Increment			
INCW	dst	Increment word			
MULT	dst,src	Multiply			
SBC	dst,src	Subtract with carry			
SUB	dst,src	Subtract			

Table 6-1 Instruction Group Summary



Mnemonic	Operands	Instruction
Logic Instructions	-	
AND	dst,src	Logical AND
СОМ	dst	Complement
OR	dst,src	Logical OR
XOR	dst,src	Logical exclusive OR
Program Control Inst	ructions	- ·
BTJRF	dst,src	Bit test and jump relative on false
BTJRT	dst,src	Bit test and jump relative on true
CALL	dst	Call procedure
CPIJE	dst,src	Compare, increment and jump on equal
CPIJNE	dst,src	Compare, increment and jump on non-equal
DJNZ	r,dst	Decrement register and jump on non-zero
ENTER	_	Enter
EXIT	_	Exit
IRET	-	Interrupt return
JP	cc,dst	Jump on condition code
JP	dst	Jump unconditional
JR	cc,dst	Jump relative on condition code
NEXT	-	Next
RET	-	Return
WFI	-	Wait for interrupt
Bit Manipulation Instr	uctions	· ·
BAND	dst,src	Bit AND
BCP	dst,src	Bit compare
BITC	dst	Bit complement
BITR	dst	Bit reset
BITS	dst	Bit set
BOR	dst,src	Bit OR
BXOR	dst,src	Bit XOR
ТСМ	dst,src	Test complement under mask
ТМ	dst,src	Test under mask
Rotate and Shift Instr	uctions	
RL	dst	Rotate left
RLC	dst	Rotate left through carry
RR	dst	Rotate right
RRC	dst	Rotate right through carry
SRA	dst	Shift right arithmetic
SWAP	dst	Swap nibbles
CPU Control Instructi	ons	



S3F80Q5 Product Specification

Mnemonic	Operands	Instruction		
CCF	_	Complement carry flag		
DI	-	Disable interrupts		
EI	-	Enable interrupts		
IDLE	-	Enter Idle mode		
NOP	-	No operation		
RCF	-	Reset carry flag		
SB0	-	Set bank 0		
SB1	-	Set bank 1		
SCF	-	Set carry flag		
SRP	src	Set register pointers		
SRP0	src	Set register pointer 0		
SRP1	src	Set register pointer 1		
STOP	_	Enter Stop Mode		



6.2 Flags Register (FLAGS)

The flags register FLAGS contains eight bits that describe the current status of CPU operations. Four of these bits, FLAGS.7-FLAGS.4, can be tested and used with conditional jump instructions; two others FLAGS.3 and FLAGS.2 are used for BCD arithmetic.

The FLAGS register also contains a bit to indicate the status of fast interrupt processing (FLAGS.1) and a bank address status bit (FLAGS.0) to indicate whether bank 0 or bank 1 is currently being addressed. FLAGS register can be set or reset by instructions as long as its outcome does not affect the flags, such as, Load instruction.

Logical and Arithmetic instructions such as, AND, OR, XOR, ADD, and SUB can affect the Flags register. For example, the AND instruction updates the Zero, Sign and Overflow flags based on the outcome of the AND instruction. If the AND instruction uses the Flags register as the destination, then simultaneously, two write will occur to the Flags register producing an unpredictable result.




Figure 6-1 System Flags Register (FLAGS)

6.2.1 Flag Descriptions

Carry Flag (FLAGS.7)

C The C flag is set to "1" if the result from an arithmetic operation generates a carry-out from or a borrow to the bit 7 position (MSB). After rotate and shift operations, it contains the last value shifted out of the specified register. Program instructions can set, clear, or complement the carry flag.

Zero Flag (FLAGS.6)

Z For arithmetic and logic operations, the Z flag is set to "1" if the result of the operation is zero. For operations that test register bits, and for shift and rotate operations, the Z flag is set to "1" if the result is logic zero.

Sign Flag (FLAGS.5)

S Following arithmetic, logic, rotate, or shift operations, the sign bit identifies the state of the MSB of the result. A logic zero indicates a positive number and a logic one indicates a negative number.

Overflow Flag (FLAGS.4)

V The V flag is set to "1" when the result of a two's-complement operation is greater than + 127 or less than – 128. It is also cleared to "0" following logic operations.

Decimal Adjust Flag (FLAGS.3)

D The DA bit is used to specify what type of instruction was executed last during BCD operations, so that a subsequent decimal adjust operation can execute correctly. The DA bit is not usually accessed by programmers, and cannot be used as a test condition.

Half-Carry Flag (FLAGS.2)

The H bit is set to "1" whenever an addition generates a carry-out of bit 3, or when a subtraction borrows out of bit 4. It is used by the Decimal Adjust (DA) instruction to convert the binary result of a previous addition or subtraction into the correct decimal (BCD) result. The H flag is seldom accessed directly by a program.

Fast Interrupt Status Flag (FLAGS.1)

FIS The FIS bit is set during a fast interrupt cycle and reset during the IRET following interrupt servicing. When set, it inhibits all interrupts and causes the fast interrupt return to be executed when the IRET instruction is executed.

Bank Address Flag (FLAGS.0)

BA The BA flag indicates which register bank in the set 1 area of the internal register file is currently selected, bank 0 or bank 1. The BA flag is cleared to "0" (select bank 0) when you execute the SB0 instruction and is set to "1" (select bank 1) when you execute the SB1 instruction.

6.2.2 Instruction Set Notation

Table 6-2	Flag Nota	ation Conventions
-----------	-----------	-------------------

Flag	Description
С	Carry flag
Z	Zero flag
S	Sign flag
V	Overflow flag
D	Decimal-adjust flag
н	Half-carry flag
0	Cleared to logic zero
1	Set to logic one
*	Set or cleared according to operation
_	Value is unaffected
х	Value is undefined

Table 6-3 Instruction Set Symbols

Symbol	Description			
dst	Destination operand			
src	Source operand			
@	Indirect register address prefix			
PC	Program counter			
IP	Instruction pointer			
FLAGS	Flags register (D5H)			
RP	Register pointer			
#	Immediate operand or register address prefix			
Н	Hexadecimal number suffix			
D	Decimal number suffix			
В	Binary number suffix			
орс	Opcode			



Notation	Description	Actual Operand Range		
СС	Condition code	See list of condition codes in <u>Table 6-7</u> .		
r	Working register only	Rn (n = 0 – 15)		
rb	Bit (b) of working register	Rn.b (n = 0 – 15, b = 0 – 7)		
rO	Bit 0 (LSB) of working register	Rn (n = 0 – 15)		
rr	Working register pair	RRp (p = 0, 2, 4,, 14)		
R	Register or working register	reg or Rn (reg = $0 - 255$, n = $0 - 15$)		
Rb	Bit 'b' of register or working register	reg.b (reg = 0 – 255, b = 0 – 7)		
RR	Register pair or working register pair	reg or RRp (reg = $0 - 254$, even number only, where p = $0, 2,, 14$)		
IA	Indirect addressing mode	addr (addr = $0 - 254$, even number only)		
lr	Indirect working register only	@Rn (n = 0 – 15)		
IR	Indirect register or indirect working register	@Rn or @reg (reg = 0 – 255, n = 0 – 15)		
Irr	Indirect working register pair only	@RRp (p = 0, 2,, 14)		
IRR	Indirect register pair or indirect working register pair	@RRp or @reg (reg = $0 - 254$, even only, where p = $0, 2,, 14$)		
Х	Indexed addressing mode	#reg [Rn] (reg = 0 − 255, n = 0 − 15)		
XS	Indexed (short offset) addressing mode	#addr[RRp] (addr = range -128 to +127, where p = 0, 2,, 14)		
xl	Indexed (long offset) addressing mode	#addr[RRp] (addr = range 0 – 65535, where p = 0, 2,, 14)		
da	Direct addressing mode	addr (addr = range 0 - 65535)		
ra	Relative addressing mode	addr (addr = number in the range +127 to – 128 that is an offset relative to the address of the next instruction)		
im	Immediate addressing mode	#data (data = 0 - 255)		
iml	Immediate (long) addressing mode	#data (data = range 0 - 65535)		

 Table 6-4
 Instruction Notation Conventions

	Table 6-5 Opcode Quick Reference (0 – 7)								
	OPCODE MAP								
	LOWER NIBBLE (HEX)								
	-	0	1	2	3	4	5	6	7
U	0	DEC R1	DEC IR1	ADD r1,r2	ADD r1,Ir2	ADD R2,R1	ADD IR2,R1	ADD R1,IM	BOR r0–Rb
Р	1	RLC R1	RLC IR1	ADC r1,r2	ADC r1,Ir2	ADC R2,R1	ADC IR2,R1	ADC R1,IM	BCP r1.b, R2
Р	2	INC R1	INC IR1	SUB r1,r2	SUB r1,Ir2	SUB R2,R1	SUB IR2,R1	SUB R1,IM	BXOR r0–Rb
Е	3	JP IRR1	SRP/0/1 IM	SBC r1,r2	SBC r1,Ir2	SBC R2,R1	SBC IR2,R1	SBC R1,IM	BTJR r2.b, RA
R	4	DA R1	DA IR1	OR r1,r2	OR r1,Ir2	OR R2,R1	OR IR2,R1	OR R1,IM	LDB r0–Rb
	5	POP R1	POP IR1	AND r1,r2	AND r1,Ir2	AND R2,R1	AND IR2,R1	AND R1,IM	BITC r1.b
N	6	COM R1	COM IR1	TCM r1,r2	TCM r1,Ir2	TCM R2,R1	TCM IR2,R1	TCM R1,IM	BAND r0–Rb
I	7	PUSH R2	PUSH IR2	TM r1,r2	TM r1,Ir2	TM R2,R1	TM IR2,R1	TM R1,IM	BIT r1.b
В	8	DECW RR1	DECW IR1	PUSHUD IR1,R2	PUSHUI IR1,R2	MULT R2,RR1	MULT IR2,RR1	MULT IM,RR1	LD r1, x, r2
В	9	RL R1	RL IR1	POPUD IR2,R1	POPUI IR2,R1	DIV R2,RR1	DIV IR2,RR1	DIV IM,RR1	LD r2, x, r1
L	A	INCW RR1	INCW IR1	CP r1,r2	CP r1,Ir2	CP R2,R1	CP IR2,R1	CP R1,IM	LDC r1, Irr2, xL
E	В	CLR R1	CLR IR1	XOR r1,r2	XOR r1,lr2	XOR R2,R1	XOR IR2,R1	XOR R1,IM	LDC r2, Irr2, xL
	С	RRC R1	RRC IR1	CPIJE Ir,r2,RA	LDC r1,Irr2	LDW RR2,RR1	LDW IR2,RR1	LDW RR1,IML	LD r1, Ir2
н	D	SRA R1	SRA IR1	CPIJNE Irr,r2,RA	LDC r2,Irr1	CALL IA1		LD IR1,IM	LD Ir1, r2
Е	Е	RR R1	RR IR1	LDCD r1,Irr2	LDCI r1,Irr2	LD R2,R1	LD R2,IR1	LD R1,IM	LDC r1, Irr2, xs
х	F	SWAP R1	SWAP IR1	LDCPD r2,Irr1	LDCPI r2,Irr1	CALL IRR1	LD IR2,R1	CALL DA1	LDC r2, Irr1, xs

Table 6-5 Opcode Quick Reference (0 – 7)

	OPCODE MAP											
	LOWER NIBBLE (HEX)											
	- 8 9 A B C D E F											
U	0	LD r1,R2	LD r2,R1	DJNZ r1,RA	JR cc,RA	LD r1,IM	JP cc,DA	INC r1	NEXT			
Р	1	\downarrow	\downarrow	\downarrow	\rightarrow	\downarrow	\downarrow	\rightarrow	ENTER			
Р	2	_	_	_	-	_	_	-	EXIT			
Е	3	_	_	_	Ι	_	_	Ι	WFI			
R	4	_	_	_	Ι	-	_	Ι	SB0			
	5	_	_	_	Ι	_	_	Ι	SB1			
Ν	6	-	-	-	Ι	-	-	Ι	IDLE			
Ι	7	\downarrow	\downarrow	\downarrow	\rightarrow	\downarrow	\downarrow	\rightarrow	STOP			
В	8	-	-	-	_	-	-	_	DI			
В	9	_	_	_	Ι	_	_	Ι	EI			
L	А	_	_	_	Ι	-	_	Ι	RET			
Е	В	-	-	_	Ι	-	-	Ι	IRET			
	С	_	_	_	-	_	_	-	RCF			
Н	D	\downarrow	\downarrow	\downarrow	\rightarrow	\downarrow	\downarrow	\rightarrow	SCF			
Е	Е	_	_	_	Ι	_	_	Ι	CCF			
х	F	LD r1,R2	LD r2,R1	DJNZ r1,RA	JR cc,RA	LD r1,IM	JP cc,DA	INC r1	NOP			

Table 6-6 Opcode Quick Reference (8 – F)



6.2.3 Condition Codes

The op-code of a conditional jump always contains a 4-bit field called the condition code (cc). This specifies under which conditions it is to execute the jump. For example, a conditional jump with the condition code for "equal" after a compare operation only jumps if the two operands are equal. Condition codes are listed in <u>Table 6-7</u>.

The carry (C), zero (Z), sign (S), and overflow (V) flags are used to control the operation of conditional jump instructions.

Mnemonic	Binary	Description	Flags Set
F	0000	Always false	-
Т	1000	Always true	-
С	0111 ^(NOTE)	Carry	C = 1
NC	1111 (NOTE)	No carry	C = 0
Z	0110 (NOTE)	Zero	Z = 1
NZ	1110 ^(NOTE)	Not zero	Z = 0
PL	1101	Plus	S = 0
MI	0101	Minus	S = 1
OV	0100	Overflow	V = 1
NOV	1100	No overflow	V = 0
EQ	0110 ^(NOTE)	Equal	Z = 1
NE	1110 ^(NOTE)	Not equal	Z = 0
GE	1001	Greater than or equal	(S XOR V) = 0
LT	0001	Less than	(S XOR V) = 1
GT	1010	Greater than	(Z OR (S XOR V)) = 0
LE	0010	Less than or equal	(Z OR (S XOR V)) = 1
UGE	1111 ^(NOTE)	Unsigned greater than or equal	C = 0
ULT	0111 (NOTE)	Unsigned less than	C = 1
UGT	1011	Unsigned greater than	(C = 0 AND Z = 0) = 1
ULE	0011	Unsigned less than or equal	(C OR Z) = 1

NOTE:

1. It indicates condition codes that are related to two different mnemonics but which test the same flag. For example, Z and EQ are both true if the zero flag (Z) is set, but after an ADD instruction, Z would probably be used; after a CP instruction, however, EQ would probably be used.

2. For operations involving unsigned numbers, the special condition codes UGE, ULT, UGT, and ULE must be used.



6.3 Instruction Descriptions

This section contains detailed information and programming examples for each instruction in the SAM8 instruction set. Information is arranged in a consistent format for improved readability and for fast referencing. The following information is included in each instruction description:

- Instruction name (mnemonic)
- Full instruction name
- Source/destination format of the instruction operand
- Shorthand notation of the instruction's operation
- Textual description of the instruction's effect
- Specific flag settings affected by the instruction
- Detailed description of the instruction's format, execution time, and addressing mode(s)
- Programming example(s) explaining how to use the instruction

6.3.1 ADC-Add with Carry

ADC dst, src

Operation: $dst \leftarrow dst + src + c$

The source operand, along with the setting of the carry flag, is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected. Two's-complement addition is performed. In multiple precision arithmetic, this instruction permits the carry from the addition of low-order operands to be carried into the addition of high-order operands.

Flags:

C: Set if there is a carry from the most significant bit of the result; cleared otherwise.

- **Z:** Set if the result is "0"; cleared otherwise.
- **S:** Set if the result is negative; cleared otherwise.
- V: Set if arithmetic overflow occurs, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.
- D: Always cleared to "0".
- **H:** Set if there is a carry from the most significant bit of the low-order four bits of the result; cleared otherwise.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
орс	dst src		2	4	12	r	r
				6	13	r	lr
	1	1					
орс	src	dst	3	6	14	R	R
				6	15	R	IR
орс	dst	src	3	6	16	R	IM

Examples: Given: R1 = 10H, R2 = 03H, C flag = "1", register 01H = 20H, register 02H = 03H, and register 03H = 0AH:

ADC	R1, R2	\rightarrow	R1 = 14H, R2 = 03H
ADC	R1, @R2	\rightarrow	R1 = 1BH, R2 = 03H
ADC	01H, 02H	\rightarrow	Register $01H = 24H$, register $02H = 03H$
ADC	01H, @02H	\rightarrow	Register 01H = 2BH, register 02H = 03H
ADC	01H, #11H	\rightarrow	Register 01H = 32H

In the first example, destination register R1 contains the value 10H, the carry flag is set to "1", and the source working register R2 contains the value 03H. The statement "ADC R1, R2" adds 03H and the carry flag value ("1") to the destination value 10H, leaving 14H in register R1.

6.3.2 ADD-Add

- ADD dst, src
- **Operation:** $dst \leftarrow dst + src$

The source operand is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected. Two's-complement addition is performed.

- Flags: C: Set if there is a carry from the most significant bit of the result; cleared otherwise.
 - **Z:** Set if the result is "0"; cleared otherwise.
 - **S:** Set if the result is negative; cleared otherwise.
 - V: Set if arithmetic overflow occurred, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.
 - **D:** Always cleared to "0".
 - **H:** Set if a carry from the low-order nibble occurred.

Format:

			Byte	es Cycle	s Opcod (Hex)		r Mode src
орс	dst src		2	4	02	r	r
		-		6	03	r	lr
орс	src	dst	3	6	04	R	R
				6	05	R	IR
орс	dst	src	3	6	06	R	IM

Examples: Given: R1 = 12H, R2 = 03H, register 01H = 21H, register 02H = 03H, register 03H = 0AH:

ADD	R1, R2	\rightarrow	R1 = 15H, R2 = 03H
ADD	R1, @R2	\rightarrow	R1 = 1CH, R2 = 03H
ADD	01H, 02H	\rightarrow	Register $01H = 24H$, register $02H = 03H$
ADD	01H, @02H	\rightarrow	Register 01H = 2BH, register 02H = 03H
ADD	01H, #25H	\rightarrow	Register 01H = 46H

In the first example, destination working register R1 contains 12H and the source working register R2 contains 03H. The statement "ADD R1, R2" adds 03H to 12H, leaving the value 15H in register R1.

6.3.3 AND-Logical AND

AND	dst, src									
Operation:	dst \leftarrow	dst \leftarrow dst AND src								
	destina in the t	The source operand is logically ANDed with the destination operand. The result is stored in the destination. The AND operation results in a "1" bit being stored whenever the corresponding bits in the two operands are both logic ones; otherwise a "0" bit value is stored. The contents of the source are unaffected.								
Flags:	C:	C: Unaffected.								
	Z:	Se	t if the resu	lt is "0"; cle	ared otherwi	se.				
	S:	Se	t if the resu	lt bit 7 is se	et; cleared oth	nerwise.				
	V :	Alv	vays cleare	d to "0".						
	D:	Un	affected.							
	H:	Un	affected.							
Format:										
						Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
	ор	с	dst src			2	4	52	r	r
							6	53	r	lr
	ор	с	src	dst]	3	6	54	R	R
		-			1	-	6	55	R	IR
			1	ſ	1					
	ор	с	dst	src	J	3	6	56	R	IM

Examples:

Given: R1 = 12H, R2 = 03H, register 01H = 21H, register 02H = 03H, register 03H = 0AH:

AND R1 = 02H, R2 = 03HR1, R2 \rightarrow AND R1 = 02H, R2 = 03HR1, @R2 \rightarrow AND 01H, 02H Register 01H = 01H, register 02H = 03H \rightarrow AND 01H, @02H Register 01H = 00H, register 02H = 03H \rightarrow 01H, #25H Register 01H = 21HAND \rightarrow

In the first example, destination working register R1 contains the value 12H and the source working register R2 contains 03H. The statement "AND R1, R2" logically ANDs the source operand 03H with the destination operand value 12H, leaving the value 02H in register R1.

6.3.4 BAND-Bit AND

BAND dst.b, src

Operation: $dst(0) \leftarrow dst(0) \text{ AND } src(b)$

 $dst(b) \leftarrow dst(b) AND src(0)$

The specified bit of the source (or the destination) is logically ANDed with the zero bit (LSB) of the destination (or source). The resultant bit is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

Flags: C: Unaffected.

- **Z:** Set if the result is "0"; cleared otherwise.
- S: Cleared to "0".
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
орс	dst b 0	src	3	6	67	rO	Rb
орс	src b 1	dst	3	6	67	Rb	r0

NOTE: In the second byte of the 3 byte instruction formats, the destination (or source) address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Examples: Give	n: $R1 = 07H$ and register $01H = 05H$:
----------------	--

BAND	R1, 01H.1	\rightarrow	R1 = 06H, register $01H = 05H$
BAND	01H.1, R1	\rightarrow	Register 01H = 05H, R1 = 07H

In the first example, source register 01H contains the value 05H (00000101B) and destination working register R1 contains 07H (00000111B). The statement "BAND R1, 01H.1" ANDs the bit 1 value of the source register ("0") with the bit 0 value of register R1 (destination), leaving the value 06H (00000110B) in register R1.

6.3.5 BCP-Bit Compare

Operation: dst(0) – src(b)

The specified bit of the source is compared to (subtracted from) bit zero (LSB) of the destination. The zero flag is set if the bits are the same; otherwise it is cleared. The contents of both operands are unaffected by the comparison.

Flags: C: Unaffected.

Z: Set if the two bits are the same; cleared otherwise.

- S: Cleared to "0".
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode	Addr	Mode
					(Hex)	dst	src
орс	dst b 0	src	3	6	17	rO	Rb

NOTE: In the second byte of the instruction format, the destination address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Example: Given: R1 = 07H and register 01H = 01H:

BCP R1, 01H.1 \rightarrow R1 = 07H, register 01H = 01H

If destination working register R1 contains the value 07H (00000111B) and the source register 01H contains the value 01H (0000001B), the statement "BCP R1, 01H.1" compares bit one of the source register (01H) and bit zero of the destination register (R1). Because the bit values are not identical, the zero flag bit (Z) is cleared in the FLAGS register (0D5H).

6.3.6 BITC-Bit Complement

BITC	dst.b					
Operation:	$dst(b) \leftarrow NOT dst(b)$					
	This instruction complements the specified bit within the destination without affecting any other bits in the destination.					
Flags:	C: Unaffected.					
	Z: Set if the result is "0"; cleared otherwise.					
	S:	Cleared to "0".				
	V :	Undefined.				
	D: Unaffected.					
	H:	Unaffected.				
Format:						
			Bytes	Cycles	Opcode (Hex)	Addr Mode dst
	op	oc dst b 0	2	4	57	rb

NOTE: In the second byte of the instruction format, the destination address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Example: Given: R1 = 07H

BITC R1.1 \rightarrow R1 = 05H

If working register R1 contains the value 07H (00000111B), the statement "BITC R1.1" complements bit one of the destination and leaves the value 05H (00000101B) in register R1. Because the result of the complement is not "0", the zero flag (Z) in the FLAGS register (0D5H) is cleared.



6.3.7 BITR-Bit Reset

BITR	dst.b						
Operation:	$dst(b) \leftarrow 0$						
	The BITR instruction clears the specified bit within the destination without affecting any other bits in the destination.						
Flags:	No flags are affected.						
Format:							
		Bytes	Cycles	Opcode (Hex)	Addr Mode dst		
	opc dst b 0	2	4	77	rb		
NOTE: In the second byte of the instruction format, the destination address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.							

Example: Given: R1 = 07H:

BITR R1.1 \rightarrow R1 = 05H

If the value of working register R1 is 07H (00000111B), the statement "BITR R1.1" clears bit one of the destination register R1, leaving the value 05H (00000101B).



6.3.8 BITS-Bit Set

BITS	dst.b						
Operation:	ation: $dst(b) \leftarrow 1$						
	The BITS instruction sets the specified bit within the destination without affecting any other bits in the destination.						
Flags:	No flags are affected.						
Format:							
				Bytes	Cycles	Opcode (Hex)	Addr Mode dst
	орс	dst b 1		2	4	77	rb
NOTE: In the second byte of the instruction format, the destination address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.						s three bits, and	

Example: Given: R1 = 07H:

BITS R1.3 \rightarrow R1 = OFH

If working register R1 contains the value 07H (00000111B), the statement "BITS R1.3" sets bit three of the destination register R1 to "1", leaving the value 0FH (00001111B).

6.3.9 BOR-Bit OR

BOR dst.b,src

Operation: $dst(0) \leftarrow dst(0) \text{ OR } src(b)$ or

 $dst(b) \leftarrow dst(b) OR src(0)$

The specified bit of the source (or the destination) is logically ORed with bit zero (LSB) of the destination (or the source). The resulting bit value is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

Flags: C: Unaffected.

- **Z:** Set if the result is "0"; cleared otherwise.
- S: Cleared to "0".
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
орс	dst b 0	SIC	3	6	07	rO	Rb
орс	src b 1	dst	3	6	07	Rb	r0

NOTE: In the second byte of the 3 byte instruction formats, the destination (or source) address is four bits, the bit address "b" is three bits, and the LSB address value is one bit.

Examples: Given	: $R1 = 07H$ and register $01H = 03H$:
-----------------	---

BOR	R1, 01H.1	\rightarrow	R1 = 07H, register $01H = 03H$
BOR	01H.2, R1	\rightarrow	Register 01H = 07H, R1 = 07H

In the first example, destination working register R1 contains the value 07H (00000111B) and source register 01H the value 03H (00000011B). The statement "BOR R1, 01H.1" logically ORs bit one of register 01H (source) with bit zero of R1 (destination). This leaves the same value (07H) in working register R1.

In the second example, destination register 01H contains the value 03H (00000011B) and the source working register R1 the value 07H (00000111B). The statement "BOR 01H.2, R1" logically ORs bit two of register 01H (destination) with bit zero of R1 (source). This leaves the value 07H in register 01H.

6.3.10 BTJRF-Bit Test, Jump Relative on False

BTJRF dst, src.b

Operation: If src(b) is a "0", then $PC \leftarrow PC + dst$

The specified bit within the source operand is tested. If it is a "0", the relative address is added to the program counter and control passes to the statement whose address is now in the PC; otherwise, the instruction following the BTJRF instruction is executed.

Flags: No flags are affected.

Format:

		(1075)		Bytes	Cycles	Opcode		Mode
_		(NOTE)				(Hex)	dst	src
	орс	src b 0	dst	3	10	37	RA	rb

NOTE: In the second byte of the instruction format, the source address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Example: Given: R1 = 07H:

BTJRF SKIP, R1.3 \rightarrow PC jumps to SKIP location

If working register R1 contains the value 07H (00000111B), the statement "BTJRF SKIP, R1.3" tests bit 3. Because it is "0", the relative address is added to the PC and the PC jumps to the memory location pointed to by the SKIP. (Remember that the memory location must be within the allowed range of + 127 to - 128).

6.3.11 BTJRT-Bit Test, Jump Relative on True

BTJRT dst, src.b

Operation: If src (b) is a "1", then $PC \leftarrow PC + dst$

The specified bit within the source operand is tested. If it is a "1", the relative address is added to the program counter and control passes to the statement whose address is now in the PC; otherwise, the instruction following the BTJRT instruction is executed.

Flags: No flags are affected.

Format:

	(NOTE)		Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
орс	src b 1	dst	3	10	37	RA	rb

NOTE: In the second byte of the instruction format, the source address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Example: Given: R1 = 07H:

BTJRT SKIP, R1.1

If working register R1 contains the value 07H (00000111B), the statement "BTJRT SKIP, R1.1" tests bit one in the source register (R1). Because it is a "1", the relative address is added to the PC and the PC jumps to the memory location pointed to by the SKIP. (Remember that the memory location must be within the allowed range of + 127 to - 128).

6.3.12 BXOR-Bit XOR

BXOR dst.b, src

Operation: $dst(0) \leftarrow dst(0) \text{ XOR src(b)}$

 $dst(b) \leftarrow dst(b) \text{ XOR } src(0)$

The specified bit of the source (or the destination) is logically exclusive-ORed with bit zero (LSB) of the destination (or source). The result bit is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

Flags: C: Unaffected.

- **Z:** Set if the result is "0"; cleared otherwise.
- S: Cleared to "0".
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
орс	dst b 0	src	3	6	27	rO	Rb
орс	src b 1	dst	3	6	27	Rb	r0

NOTE: In the second byte of the 3 byte instruction formats, the destination (or source) address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Examples: Given: R1 = 07H (00000111B) and register 01H = 03H (00000011B):

BXOR	R1, 01H.1	\rightarrow	R1 = 06H, register $01H = 03H$
BXOR	01H.2, R1	\rightarrow	Register 01H = 07H, R1 = 07H

In the first example, destination working register R1 has the value 07H (00000111B) and source register 01H has the value 03H (00000011B). The statement "BXOR R1, 01H.1" exclusive-ORs bit one of register 01H (source) with bit zero of R1 (destination). The result bit value is stored in bit zero of R1, changing its value from 07H to 06H. The value of source register 01H is unaffected.

6.3.13 CALL-Call Procedure

CALL	dst		
Operation:	SP	←	SP – 1
	@SP	\leftarrow	PCL
	SP	\leftarrow	SP –1
	@SP	\leftarrow	PCH
	PC	\leftarrow	dst

The current contents of the program counter are pushed onto the top of the stack. The program counter value used is the address of the first instruction following the CALL instruction. The specified destination address is then loaded into the program counter and points to the first instruction of a procedure. At the end of the procedure the return instruction (RET) can be used to return to the original program flow. RET pops the top of the stack back into the program counter.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode dst
орс	dst	3	14	F6	DA
	,i				
орс	dst	2	12	F4	IRR
орс	dst	2	14	D4	IA

Examples: Given: R0 = 35H, R1 = 21H, PC = 1A47H, and SP = 0002H:

CALL	(Memory	/ locati	SP = 0000H ons 0000H = 1AH, 0001H = 4AH, where ress that follows the instruction.)
CALL	@RR0	\rightarrow	SP = 0000H (0000H = 1AH, 0001H = 49H)
CALL	#40H	\rightarrow	SP = 0000H (0000H = 1AH, 0001H = 49H)

In the first example, if the program counter value is 1A47H and the stack pointer contains the value 0002H, the statement "CALL 3521H" pushes the current PC value onto the top of the stack. The stack pointer now points to memory location 0000H. The PC is then loaded with the value 3521H, the address of the first instruction in the program sequence to be executed.

If the contents of the program counter and stack pointer are the same as in the first example, the statement "CALL @RR0" produces the same result except that the 49H is stored in stack location 0001H (because the two-byte instruction format was used). The PC is then loaded with the value 3521H, the address of the first instruction in the program sequence to be executed. Assuming that the contents of the program counter and stack pointer are the same as in the first example, if program address 0040H contains 35H and program address 0041H contains 21H, the statement "CALL #40H" produces the same result as in the second example.

6.3.14 CCF-Complement Carry Flag

CCF

Operation: $C \leftarrow NOT C$

The carry flag (C) is complemented. If C = "1", the value of the carry flag is changed to logic zero; if C = "0", the value of the carry flag is changed to logic one.

Flags: C: Complemented.

No other flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	4	EF

Example: Given: The carry flag = "0":

CCF

If the carry flag = "0", the CCF instruction complements it in the FLAGS register (0D5H), changing its value from logic zero to logic one.



6.3.15 CLR-Clear

CLR	dst										
Operation:	dst ← "0"										
	The destination location is cleared to "0".										
Flags:	No flags are affected.										
Format:											
				Bytes	Cycles	Opcode (Hex)	Addr Mode dst				
	орс	dst		2	4	B0	R				
					4	B1	IR				

Examples: Given: Register 00H = 4FH, register 01H = 02H, and register 02H = 5EH:

CLR	00H	\rightarrow	Register OOH = OOH
CLR	@01H	\rightarrow	Register 01H = 02H, register 02H = 00H

In Register (R) addressing mode, the statement "CLR 00H" clears the destination register 00H value to 00H. In the second example, the statement "CLR @01H" uses Indirect Register (IR) addressing mode to clear the 02H register value to 00H.



6.3.16 COM-Complement

СОМ	dst							
Operation:	dst \leftarrow	dst \leftarrow NOT dst						
		ontents of the destination location are complemented (one's complement); all "1s" are ed to "0s", and vice-versa.						
Flags:	C:	Unaffected.						
	Z :	Set if the result is "0"; cleared otherwise.						
	S:	Set if the result bit 7 is set; cleared otherwise.						
	V:	Always reset to "0".						
	D:	Unaffected.						
	H:	Unaffected.						
Format:								
		Bytes Cycles Opcode Addr Mode						

			00	C y cloc	(Hex)	dst
орс	dst	2		4	60	R
				4	61	IR

Examples: Given: R1 = 07H and register 07H = 0F1H:

In the first example, destination working register R1 contains the value 07H (00000111B). The statement "COM R1" complements all the bits in R1: all logic ones are changed to logic zeros, and vice-versa, leaving the value 0F8H (11111000B).

In the second example, Indirect Register (IR) addressing mode is used to complement the value of destination register 07H (11110001B), leaving the new value 0EH (00001110B).

6.3.17 CP-Compare

- CP dst, src
- **Operation:** dst src

C:

The source operand is compared to (subtracted from) the destination operand, and the appropriate flags are set accordingly. The contents of both operands are unaffected by the comparison.

Flags:

- Z: Set if the result is "0"; cleared otherwise.
 - **S:** Set if the result is negative; cleared otherwise.
 - V: Set if arithmetic overflow occurred; cleared otherwise.

Set if a "borrow" occurred (src > dst); cleared otherwise.

- **D:** Unaffected.
- H: Unaffected.

Format:

				Byte	es Cycle	es Opcod (Hex)		lr Mode src
	орс	dst src		2	4	A2	r	r
-					6	A3	r	lr
_		-						
	орс	src	dst	3	6	A4	R	R
					6	A5	R	IR
_								
	орс	dst	src	3	6	A6	R	IM

Examples: 1. Given: R1 = 02H and R2 = 03H:

CP R1, R2 \rightarrow Set the C and S flags

Destination working register R1 contains the value 02H and source register R2 contains the value 03H. The statement "CP R1, R2" subtracts the R2 value (source/subtrahend) from the R1 value (destination/minuend). Because a "borrow" occurs and the difference is negative, C and S are "1".

```
2. Given: R1 = 05H and R2 = 0AH:

CP R1, R2

JP UGE, SKIP

INC R1

SKIP LD R3, R1
```

In this example, destination working register R1 contains the value 05H which is less than the contents of the source working register R2 (0AH). The statement "CP R1, R2" generates C = "1" and the JP instruction does not jump to the SKIP location. After the statement "LD R3, R1" executes, the value 06H remains in working register R3.

6.3.18 CPIJE-Compare, Increment, and Jump on Equal

CPIJE dst, src, RA

Operation: If dst - src = "0", PC \leftarrow PC + RA

lr ← lr + 1

The source operand is compared to (subtracted from) the destination operand. If the result is "0", the relative address is added to the program counter and control passes to the statement whose address is now in the program counter. Otherwise, the instruction immediately following the CPIJE instruction is executed. In either case, the source pointer is incremented by one before the next instruction is executed.

Flags: No flags are affected.

Format:

				Bytes	Cycles	Opcode	Addr	Mode
						(Hex)	dst	src
орс	src	dst	RA	3	12	C2	r	lr

NOTE: Execution time is 18 cycles if the jump is taken or 16 cycles if it is not taken.

Example: Given: R1 = 02H, R2 = 03H, and register 03H = 02H:

CPIJE R1, @R2, SKIP \rightarrow R2 = 04H, PC jumps to SKIP location

In this example, working register R1 contains the value 02H, working register R2 the value 03H, and register 03 contains 02H. The statement "CPIJE R1, @R2, SKIP" compares the @R2 value 02H (00000010B) to 02H (00000010B). Because the result of the comparison is equal, the relative address is added to the PC and the PC then jumps to the memory location pointed to by SKIP. The source register (R2) is incremented by one, leaving a value of 04H. (Remember that the memory location must be within the allowed range of + 127 to - 128.)

6.3.19 CPIJNE-Compare, Increment, and Jump on Non-Equal

CPIJNE dst, src, RA **Operation:** If dst – src "0", PC \leftarrow PC + RA $lr \leftarrow lr + 1$ The source operand is compared to (subtracted from) the destination operand. If the result is not "0", the relative address is added to the program counter and control passes to the statement whose address is now in the program counter; otherwise the instruction following the CPIJNE instruction is executed. In either case the source pointer is incremented by one before the next instruction. Flags: No flags are affected. Format: Opcode Addr Mode Bytes Cycles (Hex) dst src 3 D2 opc src dst RA 12 r lr

NOTE: Execution time is 18 cycles if the jump is taken or 16 cycles if it is not taken.

Example: Given: R1 = 02H, R2 = 03H, and register 03H = 04H:

CPIJNE R1, @R2, SKIP \rightarrow R2 = 04H, PC jumps to SKIP location

Working register R1 contains the value 02H, working register R2 (the source pointer) the value 03H, and general register 03 the value 04H. The statement "CPIJNE R1, @R2, SKIP" subtracts 04H (00000100B) from 02H (0000010B). Because the result of the comparison is non-equal, the relative address is added to the PC and the PC then jumps to the memory location pointed to by SKIP. The source pointer register (R2) is also incremented by one, leaving a value of 04H. (Remember that the memory location must be within the allowed range of + 127 to – 128.)

6.3.20 DA-Decimal Adjust

DA

Operation: dst \leftarrow DA dst

dst

The destination operand is adjusted to form two 4-bit BCD digits following an addition or subtraction operation. For addition (ADD, ADC) or subtraction (SUB, SBC), the following table indicates the operation performed. (The operation is undefined if the destination operand was not the result of a valid addition or subtraction of BCD digits):

Instruction	Carry Before DA	Bits 4–7 Value (Hex)	H Flag Before DA	Bits 0–3 Value (Hex)	Number Added to Byte	Carry After DA
	0	0–9	0	0—9	00	0
	0	0–8	0	A–F	06	0
	0	0–9	1	0–3	06	0
ADD	0	A–F	0	0—9	60	1
ADC	0	9–F	0	A–F	66	1
	0	A–F	1	0–3	66	1
	1	0–2	0	0—9	60	1
	1	0–2	0	A–F	66	1
	1	0–3	1	0–3	66	1
	0	0–9	0	0–9	00 = -00	0
SUB	0	0–8	1	6–F	FA = - 06	0
SBC	1	7–F	0	0–9	A0 = -60	1
	1	6–F	1	6–F	9A = - 66	1

Flags: C: Set if there was a carry from the most significant bit; cleared otherwise (see table).

- **Z:** Set if result is "0"; cleared otherwise.
- S: Set if result bit 7 is set; cleared otherwise.
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

		В	sytes	Cycles	Opcode (Hex)	Addr Mode dst
орс	dst		2	4	40	R
				4	41	IR

DA (Continued)

Example: Given: Working register R0 contains the value 15 (BCD), working register R1 contains 27 (BCD), and address 27H contains 46 (BCD):

ADD	R1, R0	; C \leftarrow "O", H \leftarrow "O", Bits 4-7 = 3, bits 0-3 = C, R1 \leftarrow 3CH
DA	R1	; R1 ← 3CH + 06

If addition is performed using the BCD values 15 and 27, the result should be 42. The sum is incorrect, however, when the binary representations are added in the destination location using standard binary arithmetic:

0001	0101		15
+ 0010	0111		27
0011	1100	=	3CH

The DA instruction adjusts this result so that the correct BCD representation is obtained:

0011	1100		
+ 0000	0110		
0100	0010	=	42

Assuming the same values given above, the statements

SUB	27H, R0	; 0	$C \leftarrow "0", H \leftarrow "0", Bits 4-7 = 3, bits 0-3 = 1$
DA	0R1	; @	@R1 ← 31-0

Leave the value 31 (BCD) in address 27H (@R1).

6.3.21 DEC-Decrement

DEC	dst					
Operation:	dst ←	dst – 1				
	The c	ontents of the destination opera	and are decremented	l by one.		
Flags:	C: Unaffected.					
	Z:	Set if the result is "0"; cleared	d otherwise.			
	S:	Set if result is negative; clear	red otherwise.			
	V:	Set if arithmetic overflow occ	curred; cleared other	wise.		
	D: Unaffected.					
	H:	Unaffected.				
Format:						
			Bytes	Cycles	Opcode (Hex)	Addr Mode dst
	op	oc dst	2	4	00	R
				4	01	IR

Examples: Given: R1 = 03H and register 03H = 10H:

In the first example, if working register R1 contains the value 03H, the statement "DEC R1" decrements the hexadecimal value by one, leaving the value 02H. In the second example, the statement "DEC @R1" decrements the value 10H contained in the destination register 03H by one, leaving the value 0FH.

6.3.22 DECW-Decrement Word

DECW	dst						
Operation:	dst \leftarrow	dst ← dst – 1					
	The contents of the destination location (which must be an even address) and the operand following that location are treated as a single 16-bit value that is decremented by one.						
Flags:	s: C: Unaffected.						
	Z: Set if the result is "0"; cleared otherwise.						
	S:	Set if the result is negative; cleared othe	erwise.				
	V :	Set if arithmetic overflow occurred; clear	ed otherw	/ise.			
	D:	Unaffected.					
	H:	Unaffected.					
Format:							
			Bytes	Cycles	Opcode (Hex)	Addr Mode	

		Byt	es Cycl	es Opcod (Hex)	e Addr Mode dst
орс	dst	2	. 8	80	RR
			8	81	IR

Examples: Given: R0 = 12H, R1 = 34H, R2 = 30H, register 30H = 0FH, and register 31H = 21H:

 $\begin{array}{rcl} \mbox{DECW} & \mbox{RR0} & \longrightarrow & \mbox{R0} = 12 \mbox{H}, \mbox{R1} = 33 \mbox{H} \\ \mbox{DECW} & \mbox{QR2} & \longrightarrow & \mbox{Register 30 \mbox{H} = 0 \mbox{FH}, \mbox{register 31 \mbox{H} = 20 \mbox{H} \\ \end{array}$

In the first example, destination register R0 contains the value 12H and register R1 the value 34H. The statement "DECW RR0" addresses R0 and the following operand R1 as a 16-bit word and decrements the value of R1 by one, leaving the value 33H.

NOTE: A system malfunction may occur if you use a Zero flag (FLAGS.6) result together with a DECW instruction. To avoid this problem, we recommend that you use DECW as shown in the following example:

LOOP:	DECW	rr0	
	LD	R2,	R1
	OR	R2,	R0
	JR	ΝZ,	LOOP

6.3.23 DI-Disable Interrupts

DI

Operation: SYM (0) \leftarrow 0

Bit zero of the system mode control register, SYM.0, is cleared to "0", globally disabling all interrupt processing. Interrupt requests will continue to set their respective interrupt pending bits, but the CPU will not service them while interrupt processing is disabled.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	4	8F

Example: Given: SYM = 01H:

DI

If the value of the SYM register is 01H, the statement "DI" leaves the new value 00H in the register and clears SYM.0 to "0", disabling interrupt processing.

Before changing IMR, interrupt pending and interrupt source control register, be sure DI state.

RR

IM

96

6.3.24 DIV-Divide (Unsigned)

DIV	dst, sro								
Operation:	dst (UF	dst ÷ src dst (UPPER) ← REMAINDER dst (LOWER) ← QUOTIENT							
	stored destina destina	The destination operand (16 bits) is divided by the source operand (8 bits). The quotient (8 bits) is stored in the lower half of the destination. The remainder (8 bits) is stored in the upper half of the destination. When the quotient is $\geq 2^8$, the numbers stored in the upper and lower halves of the destination for quotient and remainder are incorrect. Both operands are treated as unsigned integers.							
Flags:	C:	Set if the V flag is set and quotient is between 2^8 and $2^9 - 1$; cleared otherwise.							
	Z:	Set if divisor or quotient = "0"; cleared otherwise.							
	S:	Set if MSB of quotient = "1"; cleared otherwise.							
	V:	Set if quotient is $\ge 2^8$ or if divisor = "0"; cleared otherwise.							
	D:	Unaffected.							
	H:	Unaffected.							
Format:									
					Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
	оро	src src	dst]	3	26/10	94	RR	R
						26/10	95	RR	IR

NOTE: Execution takes 10 cycles if the divide-by-zero is attempted; otherwise it takes 26 cycles.

Examples: Given: R0 = 10H, R1 = 03H, R2 = 40H, register 40H = 80H:

DIV	RR0,	R2	\rightarrow	R0 = 03H, $R1 = 40H$
DIV	rr0,	@R2	\rightarrow	R0 = 03H, $R1 = 20H$
DIV	RRO,	#20H	\rightarrow	R0 = 03H, $R1 = 80H$

In the first example, destination working register pair RR0 contains the values 10H (R0) and 03H (R1), and register R2 contains the value 40H. The statement "DIV RR0, R2" divides the 16-bit RR0 value by the 8-bit value of the R2 (source) register. After the DIV instruction, R0 contains the value 03H and R1 contains 40H. The 8-bit remainder is stored in the upper half of the destination register RR0 (R0) and the quotient in the lower half (R1).

26/10

6.3.25 DJNZ-Decrement and Jump if Non-Zero

DJNZ r, dst

Operation: $r \leftarrow r - 1$

If $r \neq 0$, PC \leftarrow PC + dst

The working register being used as a counter is decremented. If the contents of the register are not logic zero after decrementing, the relative address is added to the program counter and control passes to the statement whose address is now in the PC. The range of the relative address is +127 to -128, and the original value of the PC is taken to be the address of the instruction byte following the DJNZ statement.

NOTE: In case of using DJNZ instruction, the working register being used as a counter should be set at the one of location 0C0H to 0CFH with SRP, SRP0, or SRP1 instruction.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode dst
r opc	dst	2	8 (jump taken)	rA	RA
			8 (no jump)	r = 0 to F	

Example: Given: R1 = 02H and LOOP is the label of a relative address:

SRP #0C0H DJNZ R1, LOOP

DJNZ is typically used to control a "loop" of instructions. In many cases, a label is used as the destination operand instead of a numeric relative address value. In the example, working register R1 contains the value 02H, and LOOP is the label for a relative address.

The statement "DJNZ R1, LOOP" decrements register R1 by one, leaving the value 01H. Because the contents of R1 after the decrement are non-zero, the jump is taken to the relative address specified by the LOOP label.



6.3.26 EI-Enable Interrupts

EI

Operation: SYM (0) \leftarrow 1

An EI instruction sets bit zero of the system mode register, SYM.0 to "1". This allows interrupts to be serviced as they occur (assuming they have highest priority). If an interrupt's pending bit was set while interrupt processing was disabled (by executing a DI instruction), it will be serviced when you execute the EI instruction.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	4	9F

Example: Given: SYM = 00H:

ΕI

If the SYM register contains the value 00H, that is, if interrupts are currently disabled, the statement "EI" sets the SYM register to 01H, enabling all interrupts. (SYM.0 is the enable bit for global interrupt processing.)



6.3.27 ENTER-Enter

ENTER

Operation:	SP	\leftarrow	SP – 2
	@SP	\leftarrow	IP
	IP	←	PC
	PC	←	@IP
	IP	\leftarrow	IP + 2
	PC	<i>←</i>	@IP


This instruction is useful when implementing threaded-code languages. The contents of the instruction pointer are pushed to the stack. The program counter (PC) value is then written to the instruction pointer. The program memory word that is pointed to by the instruction pointer is loaded into the PC, and the instruction pointer is incremented by two.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	14	1F

Example: The diagram below shows one example of how to use an ENTER statement.





6.3.28 EXIT-Exit

EXIT

Operation:

ation:	IP	\leftarrow	@SP
	SP	\leftarrow	SP + 2
	PC	\leftarrow	@IP
	IP	←	IP + 2


This instruction is useful when implementing threaded-code languages. The stack value is popped and loaded into the instruction pointer. The program memory word that is pointed to by the instruction pointer is then loaded into the program counter, and the instruction pointer is incremented by two.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	14 (internal stack)	2F
		16 (internal stack)	

Example: The diagram below shows one example of how to use an EXIT statement.





6.3.29 IDLE-Idle Operation

IDLE

Operation:

The IDLE instruction stops the CPU clock while allowing system clock oscillation to continue. Idle mode can be released by an interrupt request (IRQ) or an external reset operation.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode	Addr	Mode
			(Hex)	dst	src
орс	1	4	6F	_	_

Example: The instruction

IDLE

Stops the CPU clock but not the system clock.

IR

6.3.30 INC-Increment

INC	dst					
Operation:	$dst \leftarrow$	dst + 1				
	The co	ontents of the destination operand are inc	remented	l by one.		
Flags:	C:	Unaffected.				
	Z:	Set if the result is "0"; cleared otherwise	e.			
	S:	Set if the result is negative; cleared oth	erwise.			
	V :	Set if arithmetic overflow occurred; clea	ared other	wise.		
	D:	Unaffected.				
	H:	Unaffected.				
Format:						
			Bytes	Cycles	Opcode (Hex)	Addr Mode dst
	ds	t opc	1	4	rE	r
					r = 0 to F	
		opc dst	2	4	20	R

Examples: Given: R0 = 1BH, register 00H = 0CH, and register 1BH = 0FH:

INC	RO	\rightarrow	R0 = 1CH
INC	00H	\rightarrow	Register OOH = ODH
INC	0R0	\rightarrow	R0 = 1BH, register $01H = 10H$

In the first example, if destination working register R0 contains the value 1BH, the statement "INC R0" leaves the value 1CH in that same register.

4

21

The next example shows the effect an INC instruction has on register 00H, assuming that it contains the value 0CH.

In the third example, INC is used in Indirect Register (IR) addressing mode to increment the value of register 1BH from 0FH to 10H.

6.3.31 INCW-Increment Word

INCW	dst	
Operation:	dst \leftarrow	dst + 1
		ontents of the destination (which must be an even address) and the byte following that n are treated as a single 16-bit value that is incremented by one.
Flags:	C:	Unaffected.
	Z:	Set if the result is "0"; cleared otherwise.
	S:	Set if the result is negative; cleared otherwise.
	V:	Set if arithmetic overflow occurred; cleared otherwise.
	D:	Unaffected.
	H:	Unaffected.
Format:		
		Bytes Cycles Opcode Addr Mode

		Bytes	Cycles	Opcode (Hex)	Addr Mode dst
орс	dst	2	8	A0	RR
			8	A1	IR

Examples: Given: R0 = 1AH, R1 = 02H, register 02H = 0FH, and register 03H = 0FFH:

 $\begin{array}{rrrr} \text{INCW} & \text{RR0} & \rightarrow & \text{R0} = 1\text{AH}, \, \text{R1} = 03\text{H} \\ \text{INCW} & \text{@R1} & \rightarrow & \text{Register 02H} = 10\text{H}, \, \text{register 03H} = 00\text{H} \end{array}$

In the first example, the working register pair RR0 contains the value 1AH in register R0 and 02H in register R1. The statement "INCW RR0" increments the 16-bit destination by one, leaving the value 03H in register R1. In the second example, the statement "INCW @R1" uses Indirect Register (IR) addressing mode to increment the contents of general register 03H from 0FFH to 00H and register 02H from 0FH to 10H.

NOTE: A system malfunction may occur if you use a Zero (Z) flag (FLAGS.6) result together with an INCW instruction. To avoid this problem, we recommend that you use INCW as shown in the following example:

LOOP:	INCW	RR0	
	LD	R2,	R1
	OR	R2,	R0
	JR	ΝZ,	LOOP

6.3.32 IRET-Interrupt Return

IRET	IRET (Normal)	IRET (Fast)
Operation:	$FLAGS \leftarrow @SP$ $SP \leftarrow SP + 1$ $PC \leftarrow @SP$ $SP \leftarrow SP + 2$ $SYM(0) \leftarrow 1$	PC ↔ IP FLAGS ← FLAGS' FIS ← 0

This instruction is used at the end of an interrupt service routine. It restores the flag register and the program counter. It also re-enables global interrupts. A "normal IRET" is executed only if the fast interrupt status bit (FIS, bit one of the FLAGS register, 0D5H) is cleared (= "0"). If a fast interrupt occurred, IRET clears the FIS bit that was set at the beginning of the service routine.

Flags: All flags are restored to their original settings (that is, the settings before the interrupt occurred).

Format:

IRET (Normal)	Bytes	Cycles	Opcode (Hex)
орс	1	10 (internal stack) 12 (internal stack)	BF
IRET (Fast) opc	Bytes 1	Cycles 6	Opcode (Hex) BF

Example: In the figure below, the instruction pointer is initially loaded with 100H in the main program before interrupts are enabled. When an interrupt occurs, the program counter and instruction pointer are swapped. This causes the PC to jump to address 100H and the IP to keep the return address. The last instruction in the service routine normally is a jump to IRET at address FFH. This causes the instruction pointer to be loaded with 100H "again" and the program counter to jump back to the main program. Now, the next interrupt can occur and the IP is still correct at 100H.

ОH	
FFH	IRET
100H	Interrupt Service Routine
	JP to FFH
FFFFH	

NOTE: In the fast interrupt example above, if the last instruction is not a jump to IRET, you must pay attention to the order of the last two instructions. The IRET cannot be immediately proceeded by a clearing of the interrupt status (as with a reset of the IPR register).

6.3.33 JP-Jump

JP cc,dst (Conditi	ional)
--------------------	--------

JP dst (Unconditional)

Operation: If cc is true, $PC \leftarrow dst$

The conditional JUMP instruction transfers program control to the destination address if the condition specified by the condition code (cc) is true; otherwise, the instruction following the JP instruction is executed. The unconditional JP simply replaces the contents of the PC with the contents of the specified register pair. Control then passes to the statement addressed by the PC.

Flags: No flags are affected.

Format: (1)

(2)		Bytes	Cycles	Opcode (Hex)	Addr Mode dst
cc opc	dst	3	8	ccD	DA
		_		cc = 0 to F	
орс	dst	2	8	30	IRR

NOTE:

1. The 3 byte format is used for a conditional jump and the 2 byte format for an unconditional jump.

2. In the first byte of the three-byte instruction format (conditional jump), the condition code and the opcode are both four bits.

Examples: Given: The carry flag (C) = "1", register 00 = 01H, and register 01 = 20H:

JP C, LABEL_W \rightarrow LABEL_W = 1000H, PC = 1000H JP @00H \rightarrow PC = 0120H

The first example shows a conditional JP. Assuming that the carry flag is set to "1", the statement "JP C, LABEL_W" replaces the contents of the PC with the value 1000H and transfers control to that location. Had the carry flag not been set, control would then have passed to the statement immediately following the JP instruction.

The second example shows an unconditional JP. The statement "JP @00" replaces the contents of the PC with the contents of the register pair 00H and 01H, leaving the value 0120H.

6.3.34 JR-Jump Relative

JR cc, dst

Operation: If cc is true, $PC \leftarrow PC + dst$

If the condition specified by the condition code (cc) is true, the relative address is added to the program counter and control passes to the statement whose address is now in the program counter; otherwise, the instruction following the JR instruction is executed.; (see list of condition codes).

The range of the relative address is +127, -128, and the original value of the program counter is taken to be the address of the first instruction byte following the JR statement.

Flags: No flags are affected.

Format:

(NOTE)			Bytes	Cycles	Opcode (Hex)	Addr Mode dst
cc opc	dst		2	6	ccB	RA
		-			cc = 0 to F	

NOTE: In the first byte of the two-byte instruction format, the condition code and the opcode are each four bits.

Example: Given:	The carry flag = "1" and LABEL_X = 1FF7H:
-----------------	---

JR C, LABEL_X \rightarrow PC = 1FF7H

If the carry flag is set (that is, if the condition code is true), the statement "JR C, LABEL_X" will pass control to the statement whose address is now in the PC. Otherwise, the program instruction following the JR would be executed.



6.3.35 LD-Load

LD	dst, src
----	----------

Operation: $\mathsf{dst} \gets \mathsf{src}$

The contents of the source are loaded into the destination. The source's contents are unaffected.

Flags: No flags are affected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
dst opc	src		2	4	rC	r	IM
				4	r8	r	R
src opc	dst		2	4	r9	R	r
					r = 0 to F		
орс	dst src		2	4	C7	r	lr
				4	D7	lr	r
орс	src	dst	3	6	E4	R	R
			1	6	E5	R	IR
орс	dst	src	3	6	E6	R	IM
			1	6	D6	IR	IM
орс	src	dst	3	6	F5	IR	R
			_				
орс	dst src	Х	3	6	87	r	x [r]
	ſ		1				
орс	src dst	Х	3	6	97	x [r]	r



LD (Continued)

Examples: Given: R0 = 01H, R1 = 0AH, register 00H = 01H, register 01H = 20H, register 02H = 02H, LOOP = 30H, and register 3AH = 0FFH:

LD	R0, #10H	\rightarrow	R0 = 10H
LD	R0, 01H	\rightarrow	RO = 20H, register $O1H = 20H$
LD	01H, R0	\rightarrow	Register 01H = 01H, R0 = 01H
LD	R1, @R0	\rightarrow	R1 = 20H, R0 = 01H
LD	@R0, R1	\rightarrow	R0 = 01H, $R1 = 0AH$, register $01H = 0AH$
LD	00Н, 01Н	\rightarrow	Register OOH = 20H, register O1H = 20H
LD	02H, @00H	\rightarrow	Register 02H = 20H, register 00H = 01H
LD	00H, #0AH	\rightarrow	Register OOH = OAH
LD	@00H, #10H	\rightarrow	Register OOH = O1H, register O1H = 10H
LD	@00H, 02H	\rightarrow	Register OOH = O1H, register O1H = O2, register O2H = O2H
LD	RO, #LOOP[R1]	\rightarrow	R0 = 0FFH, $R1 = 0AH$
LD	#LOOP[R0], R1	\rightarrow	Register 31H = 0AH, R0 = 01H, R1 = 0AH

6.3.36 LDB-Load Bit

LDB	dst, src.b
-----	------------

LDB dst.b,src

Operation: $dst(0) \leftarrow src(b)$

or $dst(b) \leftarrow src(0)$

The specified bit of the source is loaded into bit zero (LSB) of the destination, or bit zero of the source is loaded into the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

Flags: No flags are affected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
орс	dst b 0	src	3	6	47	rO	Rb
орс	src b 1	dst	3	6	47	Rb	rO

NOTE: In the second byte of the instruction formats, the destination (or source) address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Examples: Given: R0 = 06H and general register 00H = 05H:

> LDB R0, 00H.2 R0 = 07H, register 00H = 05H \rightarrow 00H.0, R0 R0 = 06H, register 00H = 04HLDB \rightarrow

In the first example, destination working register R0 contains the value 06H and the source general register 00H the value 05H. The statement "LD R0,00H.2" loads the bit two value of the 00H register into bit zero of the R0 register, leaving the value 07H in register R0.

In the second example, 00H is the destination register. The statement "LD 00H.0, R0" loads bit zero of register R0 to the specified bit (bit zero) of the destination register, leaving 04H in general register 00H.



6.3.37 LDC/LDE-Load Memory

LDC/LDE dst, src

Operation: dst \leftarrow src

This instruction loads a byte from program or data memory into a working register or vice-versa. The source values are unaffected. LDC refers to program memory and LDE to data memory. The assembler makes "Irr" or "rr" values an even number for program memory and odd an odd number for data memory.

Flags: No flags are affected.

Format:

					Bytes	Cycles	Opcode (Hex)	Addr I dst	Mode src
1.	орс	dst src			2	10	C3	r	Irr
2.	орс	src dst			2	10	D3	Irr	r
3.	орс	dst src	XS		3	12	E7	r	XS [rr]
4.	орс	src dst	XS		3	12	F7	XS [rr]	r
5.	орс	dst src	XLL	XL _H	4	14	A7	r	XL [rr]
6.	орс	src dst	XLL	XL _H	4	14	B7	XL [rr]	r
7.	орс	dst 0000	DA_L	DA _H	4	14	A7	r	DA
8.	орс	src 0000	DAL	DA _H	4	14	B7	DA	r
9.	орс	dst 0001	DAL	DA _H	4	14	A7	r	DA
10.	орс	src 0001	DAL	DA _H	4	14	B7	DA	r

NOTE:

1. The source (src) or working register pair [rr] for formats 5 and 6 cannot use register pair 0–1.

2. For formats 3 and 4, the destination address "XS [rr]" and the source address "XS [rr]" are each one byte.

- 3. For formats 5 and 6, the destination address "XL [rr]" and the source address "XL [rr]" are each two bytes.
- 4. The DA and r source values for formats 7 and 8 are used to address program memory; the second set of values, used in formats 9 and 10, are used to address data memory.

LDC/LDE (Continued)

Examples: Given: R0 = 11H, R1 = 34H, R2 = 01H, R3 = 04H; Program memory locations 0103H = 4FH, 0104H = 1A, 0105H = 6DH, and 1104H = 88H. External data memory locations 0103H = 5FH, 0104H = 2AH, 0105H = 7DH, and 1104H = 98H:

LDC R0, @RR2	; R0 \leftarrow contents of program memory location 0104H ; R0 = 1AH, R2 = 01H, R3 = 04H
LDE RO, @RR2	; R0 \leftarrow contents of external data memory location 0104H ; R0 = 2AH, R2 = 01H, R3 = 04H
_{LDC} (NOTE) _{@RR2, R0}	; 11H (contents of R0) is loaded into program memory ; location 0104H (RR2), ; working registers R0, R2, R3 \rightarrow no change
LDE @RR2, R0	<pre>; 10H (contents of R0) is loaded into external data memory ; location 0104H (RR2), ; working registers R0, R2, R3 → no change</pre>
LDC R0, #01H[RR2]	<pre>; Wolking registers R0, R2, R0 / No change ; R0 contents of program memory location 0105H ; (01H + RR2), ; R0 = 6DH, R2 = 01H, R3 = 04H</pre>
LDE R0, #01H[RR2]	; R0 \leftarrow contents of external data memory location 0105H ; (01H + RR2), R0 = 7DH, R2 = 01H, R3 = 04H
LDC (NOTE) _{#01H[RR2]} , R0	; 11H (contents of R0) is loaded into program memory location ; 0105H (01H + 0104H)
LDE #01H[RR2], R0	; 11H (contents of R0) is loaded into external data memory ; location 0105H (01H + 0104H)
LDC R0, #1000H[RR2]	; R0 \leftarrow contents of program memory location 1104H ; (1000H + 0104H), R0 = 88H, R2 = 01H, R3 = 04H
LDE R0, #1000H[RR2]	; R0 \leftarrow contents of external data memory location 1104H ; (1000H + 0104H), R0 = 98H, R2 = 01H, R3 = 04H
LDC R0, 1104H	; R0 \leftarrow contents of program memory location 1104H, R0 = 88H
LDE R0, 1104H	; R0 \leftarrow contents of external data memory location 1104H, ; R0 = 98H
_{LDC} (NOTE) _{1105H} , r0	; 11H (contents of RO) is loaded into program memory location
LDE 1105H, R0	; 1105H, (1105H) \leftarrow 11H ; 11H (contents of RO) is loaded into external data memory ; location 1105H, (1105H) \leftarrow 11H

NOTE: These instructions are not supported by masked ROM type devices.



6.3.38 LDCD/LDED-Load Memory and Decrement

LDCD/LDED dst, src

Operation: dst \leftarrow src rr \leftarrow rr – 1

These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then decremented. The contents of the source are unaffected.

LDCD references program memory and LDED references external data memory. The assembler makes "Irr" an even number for program memory and an odd number for data memory.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode	Addr	Mode
				(Hex)	dst	src
орс	dst src	2	10	E2	r	Irr

Examples: Given: R6 = 10H, R7 = 33H, R8 = 12H, program memory location 1033H = 0CDH, and external data memory location 1033H = 0DDH:

LDCD	R8, @RR6	; OCDH (contents of program memory location 1033H) is loaded ; into R8 and RR6 is decremented by one ; R8 = OCDH, R6 = 10H, R7 = 32H (RR6 ← RR6 - 1)
LDED	R8, @RR6	; ODDH (contents of data memory location 1033H) is loaded ; into R8 and RR6 is decremented by one (RR6 \leftarrow RR6 - 1) ; R8 = 0DDH, R6 = 10H, R7 = 32H

6.3.39 LDCI/LDEI-Load Memory and Increment

LDCI/LDEI dst, src

Operation: dst \leftarrow src rr \leftarrow rr + 1

These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then incremented automatically. The contents of the source are unaffected.

LDCI refers to program memory and LDEI refers to external data memory. The assembler makes "Irr" even for program memory and odd for data memory.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode	Addr	Mode
				(Hex)	dst	src
орс	dst src	2	10	E3	r	Irr

Examples: Given: R6 = 10H, R7 = 33H, R8 = 12H, program memory locations 1033H = 0CDH and 1034H = 0C5H; external data memory locations 1033H = 0DDH and 1034H = 0D5H:

LDCI	R8, @RR6	; OCDH (contents of program memory location 1033H) is loaded ; into R8 and RR6 is incremented by one (RR6 \leftarrow RR6 + 1) ; R8 = OCDH, R6 = 10H, R7 = 34H
LDEI	R8, @RR6	; ODDH (contents of data memory location 1033H) is loaded ; into R8 and RR6 is incremented by one (RR6 \leftarrow RR6 + 1) ; R8 = ODDH, R6 = 10H, R7 = 34H

6.3.40 LDCPD/LDEPD-Load Memory with Pre-Decrement

LDCPD/

LDEPD dst, src

Operation: $rr \leftarrow rr - 1$

dst ← src

These instructions are used for block transfers of data from program or data memory from the register file. The address of the memory location is specified by a working register pair and is first decremented. The contents of the source location are then loaded into the destination location. The contents of the source are unaffected.

LDCPD refers to program memory and LDEPD refers to external data memory. The assembler makes "Irr" an even number for program memory and an odd number for external data memory.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode	Addr	Mode
				(Hex)	dst	src
орс	src dst	2	14	F2	Irr	r

Examples: Given: R0 = 77H, R6 = 30H, and R7 = 00H:

LDCPD	@RR6, R0	; (RR6 \leftarrow RR6 - 1) ; 77H (contents of R0) is loaded into program memory location ; 2FFFH (3000H - 1H) ; R0 = 77H, R6 = 2FH, R7 = 0FFH
LDEPD	@RR6, R0	; (RR6 \leftarrow RR6 - 1) ; 77H (contents of R0) is loaded into external data memory ; location 2FFFH (3000H - 1H) ; R0 = 77H, R6 = 2FH, R7 = 0FFH

6.3.41 LDCPI/LDEPI-Load Memory with Pre-Increment

LDCPI/

LDEPI dst, src

Operation: $rr \leftarrow rr + 1$

 $dst \leftarrow src$

These instructions are used for block transfers of data from program or data memory from the register file. The address of the memory location is specified by a working register pair and is first incremented. The contents of the source location are loaded into the destination location. The contents of the source are unaffected.

LDCPI refers to program memory and LDEPI refers to external data memory. The assembler makes "Irr" an even number for program memory and an odd number for data memory.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode	Addr	Mode
				(Hex)	dst	src
орс	src dst	2	14	F3	Irr	r

Examples: Given: R0 = 7FH, R6 = 21H, and R7 = 0FFH:

LDCPI		; (RR6 \leftarrow RR6 + 1) ; 7FH (contents of R0) is loaded into program memory ; location 2200H (21FFH + 1H) ; R0 = 7FH, R6 = 22H, R7 = 00H
LDEPI	@RR6, RO	; (RR6 \leftarrow RR6 + 1) ; 7FH (contents of R0) is loaded into external data memory ; location 2200H (21FFH + 1H) ; R0 = 7FH, R6 = 22H, R7 = 00H

6.3.42 LDW-Load Word

LDW	dst,	src	
-----	------	-----	--

Operation: dst \leftarrow src

The contents of the source (a word) are loaded into the destination. The contents of the source are unaffected.

Flags: No flags are affected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
орс	src	dst	3	8	C4	RR	RR
				8	C5	RR	IR
орс	dst	src	4	8	C6	RR	IML

Examples: Given: R4 = 06H, R5 = 1CH, R6 = 05H, R7 = 02H, register 00H = 1AH, register 01H = 02H, register 02H = 03H, and register 03H = 0FH:

LDW	RR6,	RR4	\rightarrow	R6 = 06H, R7 = 1CH, R4 = 06H, R5 = 1CH
LDW	00н,	02H	\rightarrow	Register OOH = O3H, register O1H = OFH,
				register O2H = O3H, register O3H = OFH
LDW	rr2,	@R7	\rightarrow	R2 = 03H, $R3 = 0FH$,
LDW	04H,	@01H	\rightarrow	Register 04H = 03H, register 05H = 0FH
LDW	RR6,	#1234H	\rightarrow	R6 = 12H, R7 = 34H
LDW	02H,	#0FEDH	\rightarrow	Register 02H = 0FH, register 03H = 0EDH

In the second example, please note that the statement "LDW 00H,02H" loads the contents of the source word 02H, 03H into the destination word 00H, 01H. This leaves the value 03H in general register 00H and the value 0FH in register 01H.

The other examples show how to use the LDW instruction with various addressing modes and formats.

6.3.43 MULT-Multiply (Unsigned)

MULT dst, src

Operation: $dst \leftarrow dst \times src$

> The 8-bit destination operand (even register of the register pair) is multiplied by the source operand (8 bits) and the product (16 bits) is stored in the register pair specified by the destination address. Both operands are treated as unsigned integers.

Flags:

- C: Set if result is > 255; cleared otherwise.
- **Z**: Set if the result is "0"; cleared otherwise.
- S: Set if MSB of the result is a "1"; cleared otherwise.
- **V**: Cleared.
- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
орс	src	dst	3	22	84	RR	R
				22	85	RR	IR
				22	86	RR	IM

Examples: Given: Register 00H = 20H, register 01H = 03H, register 02H = 09H, register 03H = 06H:

MULT	00Н,	02н	\rightarrow	Register 00H = 01H, register 01H = 20H, register 02H = 09H
MULT	00H,	@01H	\rightarrow	Register OOH = OOH, register O1H = OCOH
MULT	00H,	#ЗОН	\rightarrow	Register OOH = O6H, register O1H = OOH

In the first example, the statement "MULT 00H, 02H" multiplies the 8-bit destination operand (in the register 00H of the register pair 00H, 01H) by the source register 02H operand (09H). The 16-bit product, 0120H, is stored in the register pair 00H, 01H.


6.3.44 NEXT-Next

NEXT

Operation: $PC \leftarrow @ IP$ $IP \leftarrow IP + 2$ The NEXT instruction is useful when implementing threaded-code languages. The program memory word that is pointed to by the instruction pointer is loaded into the program counter. The instruction pointer is then incremented by two. Flags: No flags are affected. Format: Opcode Bytes Cycles (Hex) 0F 1 10 орс

Example:

The following diagram shows one example of how to use the NEXT instruction.





6.3.45 NOP-No Operation

NOP					
-	 				

Operation: No action is performed when the CPU executes this instruction. Typically, one or more NOPs are executed in sequence in order to effect a timing delay of variable duration.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	4	FF

Example: When the instruction

NOP

Is encountered in a program, no operation occurs. Instead, there is a delay in instruction execution time.

6.3.46 OR-Logical OR

OR	dst, sr	dst, src							
Operation:	dst \leftarrow	dst \leftarrow dst OR src							
	destina	The source operand is logically ORed with the destination operand and the result is stored in the destination. The contents of the source are unaffected. The OR operation results in a "1" being stored whenever either of the corresponding bits in the two operands is a "1"; otherwise a "0" is stored.							
Flags:	C:	C: Unaffected.							
	Z:	Set if the resu	lt is "0"; cle	ared otherwis	e.				
	S:	Set if the resu	lt bit 7 is se	et; cleared oth	erwise.				
	V:	Always cleare	d to "0".						
	D:	Unaffected.							
	H:	Unaffected.							
Format:									
					Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
	ор	c dst src			2	4	42	r	r
						6	43	r	lr
	ор	c src	dst]	3	6	44	R	R
		I		J		6	45	R	IR

орс	dst	src	3	6	46	R

Examples: Given: R0 = 15H, R1 = 2AH, R2 = 01H, register 00H = 08H, register 01H = 37H, and register 08H = 8AH:

ORR0, R1 \rightarrow R0 = 3FH, R1 = 2AHORR0, @R2 \rightarrow R0 = 37H, R2 = 01H, register 01H = 37HOR00H, 01H \rightarrow Register 00H = 3FH, register 01H = 37HOR01H, @00H \rightarrow Register 00H = 08H, register 01H = 0BFHOR00H, #02H \rightarrow Register 00H = 0AH

In the first example, if working register R0 contains the value 15H and register R1 the value 2AH, the statement "OR R0,R1" logical-ORs the R0 and R1 register contents and stores the result (3FH) in destination register R0.

The other examples show the use of the logical OR instruction with the various addressing modes and formats.

IM

6.3.47 POP-Pop from Stack

POP	dst						
Operation:	dst $\leftarrow @SP$ SP \leftarrow SP + 1						
	The contents of the location addressed by the state stack pointer is then incremented by one.	ck pointe	er are loade	ed into the de	stination. The		
Flags:	No flags affected.						
Format:							
	E	Bytes	Cycles	Opcode (Hex)	Addr Mode dst		
	opc dst	2	8	50	R		
			8	51	IR		
Examples:	Given: Register 00H = 01H, register 01H = 1BH, stack register 0FBH = 55H: POP 00H → Register 00H = 55H, SP = POP @00H → Register 00H = 01H, register In the first example, general register 00H contains	= 00FCH ister 01	н = 55н, s ie 01H. The	P = 00FCH	POP 00H"		

In the first example, general register 00H contains the value 01H. The statement "POP 00H" loads the contents of location 00FBH (55H) into destination register 00H and then increments the stack pointer by one. Register 00H then contains the value 55H and the SP points to location 00FCH.

6.3.48 POPUD-Pop User Stack (Decrementing)

POPUD dst, src **Operation:** dst \leftarrow src $IR \leftarrow IR - 1$ This instruction is used for user-defined stacks in the register file. The contents of the register file location addressed by the user stack pointer are loaded into the destination. The user stack pointer is then decremented. No flags are affected. Flags: Format: Bytes Cycles Opcode Addr Mode (Hex) dst src 3 8 92 R IR opc src dst Example: Given: Register 00H = 42H (user stack pointer register), register 42H = 6FH, and register 02H = 70H: POPUD 02H, @00H \rightarrow Register 00H = 41H, register 02H = 6FH, register 42H = 6FH

If general register 00H contains the value 42H and register 42H the value 6FH, the statement "POPUD 02H, @ 00H" loads the contents of register 42H into the destination register 02H. The user stack pointer is then decremented by one, leaving the value 41H.

Addr Mode

src

IR

dst

R

6.3.49 POPUI-Pop User Stack (Incrementing)

POPUI dst, src **Operation:** dst \leftarrow src $\mathsf{IR} \leftarrow \mathsf{IR} + \mathsf{1}$ The POPUI instruction is used for user-defined stacks in the register file. The contents of the register file location addressed by the user stack pointer are loaded into the destination. The user stack pointer is then incremented. No flags are affected. Flags: Format: Bytes Cycles Opcode (Hex) 3 8 93 орс src dst Example: Given: Register 00H = 01H and register 01H = 70H:

> POPUI 02H, @00H \rightarrow Register 00H = 02H, register 01H = 70H, register 02H = 70H

If general register 00H contains the value 01H and register 01H the value 70H, the statement "POPUI 02H, @ 00H" loads the value 70H into the destination general register 02H. The user stack pointer (register 00H) is then incremented by one, changing its value from 01H to 02H.

6.3.50 PUSH-Push to Stack

PUSH src

Operation: $SP \leftarrow SP - 1$ @SP \leftarrow src

A PUSH instruction decrements the stack pointer value and loads the contents of the source (src) into the location addressed by the decremented stack pointer. The operation then adds the new value to the top of the stack.

Flags: No flags are affected.

Format:

			Byte	s Cycles	Opcode (Hex)	Addr Mode dst
	орс	src	2	8 (internal clock)	70	R
_			-	8 (external clock)		
				8 (internal clock)		
				8 (external clock)	71	IR

Examples: Given: Register 40H = 4FH, register 4FH = 0AAH, SPH = 00H, and SPL = 00H:

PUSH	40H	\rightarrow	Register 40H = 4FH, stack register 0FFH = 4FH, SPH = 0FFH, SPL = 0FFH
PUSH	@40H	\rightarrow	Register 40H = 4FH, register 4FH = 0AAH, stack register 0FFH = 0AAH, SPH = 0FFH, SPL = 0FFH

In the first example, if the stack pointer contains the value 0000H, and general register 40H the value 4FH, the statement "PUSH 40H" decrements the stack pointer from 0000 to 0FFFFH. It then loads the contents of register 40H into location 0FFFFH and adds this new value to the top of the stack.

6.3.51 PUSHUD-Push User Stack (Decrementing)

PUSHUD dst, src $IR \leftarrow IR - 1$ **Operation:** $\mathsf{dst} \leftarrow \mathsf{src}$ This instruction is used to address user-defined stacks in the register file. PUSHUD decrements the user stack pointer and loads the contents of the source into the register addressed by the decremented stack pointer. No flags are affected. Flags: Format: Bytes Cycles Opcode Addr Mode (Hex) dst src 3 8 82 IR R орс dst src Example: Given: Register 00H = 03H, register 01H = 05H, and register 02H = 1AH:

PUSHUD @00H, 01H \rightarrow Register 00H = 02H, register 01H = 05H, register 02H = 05H

If the user stack pointer (register 00H, for example) contains the value 03H, the statement "PUSHUD @ 00H, 01H" decrements the user stack pointer by one, leaving the value 02H. The 01H register value, 05H, is then loaded into the register addressed by the decremented user stack pointer.

6.3.52 PUSHUI-Push User Stack (Incrementing)

PUSHUI dst, src $IR \leftarrow IR + 1$ **Operation:** dst ← src This instruction is used for user-defined stacks in the register file. PUSHUI increments the user stack pointer and then loads the contents of the source into the register location addressed by the incremented user stack pointer. No flags are affected. Flags: Format: Bytes Cycles Opcode Addr Mode (Hex) dst src 3 8 83 IR R орс dst src Example: Given: Register 00H = 03H, register 01H = 05H, and register 04H = 2AH: PUSHUI @OOH, O1H Register 00H = 04H, register 01H = 05H, register 04H = 05H \rightarrow

If the user stack pointer (register 00H, for example) contains the value 03H, the statement "PUSHUI @ 00H, 01H" increments the user stack pointer by one, leaving the value 04H. The 01H register value, 05H, is then loaded into the location addressed by the incremented user stack pointer.

6.3.53 RCF-Reset Carry Flag

RCF	RCF				
Operation:	C ← 0				
	The ca	arry flag is cleared to logic zero, regard	dless of its pre	evious value	•
Flags:	C:	Cleared to "0".			
	No oth	er flags are affected.			
Format:					
			Bytes	Cycles	Opcode (Hex)
	ор	с	1	4	CF
Example:	Given:	C = "1" or "0":			
	The in:	struction RCF clears the carry flag (C)	to logic zero		

6.3.54 RET-Return

RET

Operation: $PC \leftarrow @SP$

 $\mathsf{SP} \leftarrow \mathsf{SP} + 2$

The RET instruction is normally used to return to the previously executing procedure at the end of a procedure entered by a CALL instruction. The contents of the location addressed by the stack pointer are popped into the program counter. The next statement that is executed is the one that is addressed by the new program counter value.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	8 (internal stack)	AF
		10 (internal stack)	

Example: Given: SP = 00FCH, (SP) = 101AH, and PC = 1234:

RET \rightarrow PC = 101AH, SP = 00FEH

The statement "RET" pops the contents of stack pointer location 00FCH (10H) into the high byte of the program counter. The stack pointer then pops the value in location 00FEH (1AH) into the PC's low byte and the instruction at location 101AH is executed. The stack pointer now points to memory location 00FEH.

6.3.55 RL-Rotate Left

dst

RL

Operation: C

 $\begin{array}{l} \mathsf{C} \leftarrow \mathsf{dst} \left(7 \right) \\ \mathsf{dst} \left(0 \right) \leftarrow \ \mathsf{dst} \left(7 \right) \\ \mathsf{dst} \left(\mathsf{n} + 1 \right) \leftarrow \mathsf{dst} \left(\mathsf{n} \right), \, \mathsf{n} = 0\text{--}6 \end{array}$

The contents of the destination operand are rotated left one bit position. The initial value of bit 7 is moved to the bit zero (LSB) position and also replaces the carry flag.



Flags:

- **C:** Set if the bit rotated from the most significant bit position (bit 7) was "1".
 - **Z:** Set if the result is "0"; cleared otherwise.
 - **S:** Set if the result bit 7 is set; cleared otherwise.
 - V: Set if arithmetic overflow occurred; cleared otherwise.
 - D: Unaffected.
 - H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr Mode dst
	орс	dst	2	4	90	R
-				4	91	IR

Examples: Given: Register 00H = 0AAH, register 01H = 02H and register 02H = 17H:


In the first example, if general register 00H contains the value 0AAH (10101010B), the statement "RL 00H" rotates the 0AAH value left one bit position, leaving the new value 55H (01010101B) and setting the carry and overflow flags.

6.3.56 RLC-Rotate Left Through Carry

RLC dst

 $\begin{array}{lll} \textbf{Operation:} & dst~(0) \leftarrow C \\ & C \leftarrow dst~(7) \\ & dst~(n+1) \leftarrow dst~(n),~n=0-6 \end{array}$

The contents of the destination operand with the carry flag are rotated left one bit position. The initial value of bit 7 replaces the carry flag (C); the initial value of the carry flag replaces bit zero.



Flags:

- : C: Set if the bit rotated from the most significant bit position (bit 7) was "1".
 - **Z:** Set if the result is "0"; cleared otherwise.
 - **S:** Set if the result bit 7 is set; cleared otherwise.
 - V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.
 - D: Unaffected.
 - H: Unaffected.

Format:

		Bytes	s Cycles	s Opcode (Hex)	Addr Mode dst
орс	dst	2	4	10	R
			4	11	IR

Examples: Given: Register 00H = 0AAH, register 01H = 02H, and register 02H = 17H, C = "0":

 RLC
 00H
 □
 Register 00H = 54H, C = "1"

 RLC
 @01H
 □
 Register 01H = 02H, register 02H = 2EH, C = "0"

In the first example, if general register 00H has the value 0AAH (10101010B), the statement "RLC 00H" rotates 0AAH one bit position to the left. The initial value of bit 7 sets the carry flag and the initial value of the C flag replaces bit zero of register 00H, leaving the value 55H (01010101B). The MSB of register 00H resets the carry flag to "1" and sets the overflow flag.



6.3.57 RR-Rotate Right

dst

RR

Operation: C <

 $\begin{array}{l} \mathsf{C} \leftarrow \mathsf{dst} \ (0) \\ \mathsf{dst} \ (7) \leftarrow \mathsf{dst} \ (0) \\ \mathsf{dst} \ (n) \leftarrow \mathsf{dst} \ (n+1), \ n=0-6 \end{array}$

The contents of the destination operand are rotated right one bit position. The initial value of bit zero (LSB) is moved to bit 7 (MSB) and also replaces the carry flag (C).



Flags:

- **C:** Set if the bit rotated from the least significant bit position (bit zero) was "1".
 - **Z:** Set if the result is "0"; cleared otherwise.
 - **S:** Set if the result bit 7 is set; cleared otherwise.
 - V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.
 - D: Unaffected.
 - H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode dst
орс	dst	2	4	E0	R
			4	E1	IR

Examples: Given: Register 00H = 31H, register 01H = 02H, and register 02H = 17H:

 RR
 00H
 Register 00H = 98H, C = "1"

 RR
 @01H
 Register 01H = 02H, register 02H = 8BH, C = "1"


In the first example, if general register 00H contains the value 31H (00110001B), the statement "RR 00H" rotates this value one bit position to the right. The initial value of bit zero is moved to bit 7, leaving the new value 98H (10011000B) in the destination register. The initial bit zero also resets the C flag to "1" and the sign flag and overflow flag are also set to "1".

6.3.58 RRC-Rotate Right through Carry

RRC dst

 $\begin{array}{lll} \textbf{Operation:} & dst~(7)\leftarrow C\\ & C\leftarrow dst~(0)\\ & dst~(n)\leftarrow dst~(n+1),~n=0-6 \end{array}$

The contents of the destination operand and the carry flag are rotated right one bit position. The initial value of bit zero (LSB) replaces the carry flag; the initial value of the carry flag replaces bit 7 (MSB).



Flags:

- **C:** Set if the bit rotated from the least significant bit position (bit zero) was "1".
 - Z: Set if the result is "0" cleared otherwise.
 - **S:** Set if the result bit 7 is set; cleared otherwise.
 - V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.
 - D: Unaffected.
 - H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode dst
орс	dst	2	4	C0	R
			4	C1	IR

Examples: Given: Register 00H = 55H, register 01H = 02H, register 02H = 17H, and C = "0":

 RRC
 00H
 Register 00H = 2AH, C = "1"

 RRC
 @01H
 Register 01H = 02H, register 02H = 0BH, C = "1"

In the first example, if general register 00H contains the value 55H (01010101B), the statement "RRC 00H" rotates this value one bit position to the right. The initial value of bit zero ("1") replaces the carry flag and the initial value of the C flag ("1") replaces bit 7. This leaves the new value 2AH (00101010B) in destination register 00H. The sign flag and overflow flag are both cleared to "0".



6.3.59 SB0-Se	6.3.59 SB0-Select Bank 0							
SB0								
Operation:	$BANK \leftarrow 0$							
	The SB0 instruction clears the bank address flag selecting bank 0 register addressing in the set 1							
Flags:	No flags are affected.							
Format:								
		Bytes	Cycles	Opcode (Hex)				
	орс	1	4	4F				
Example:	The statement							
	SBO							

Clears FLAGS.0 to "0", selecting bank 0 register addressing.



6.3.60 SB1-Select Bank 1

SB1

Operation:	BANK ← 1							
	The SB1 instruction sets the bank address flag in the FLAGS register (FLAGS.0) to logic one, selecting bank 1 register addressing in the set 1 area of the register file. (Bank 1 is not implemented in some S3F8-series microcontrollers.)							
Flags:	No flags are affected.							
Format:								
		Bytes	Cycles	Opcode (Hex)				
	орс	1	4	5F				
Example:	The statement							
	SB1							

Sets FLAGS.0 to "1", selecting bank 1 register addressing, if implemented.

6.3.61 SBC-Subtract with Carry

SBC dst, src

Operation: $dst \leftarrow dst - src - c$

The source operand, along with the current value of the carry flag, is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's-complement of the source operand to the destination operand. In multiple precision arithmetic, this instruction permits the carry ("borrow") from the subtraction of the low-order operands to be subtracted from the subtraction of high-order operands.

Flags:

- **C:** Set if a borrow occurred (src > dst); cleared otherwise.
 - **Z:** Set if the result is "0"; cleared otherwise.
 - **S:** Set if the result is negative; cleared otherwise.
 - V: Set if arithmetic overflow occurred, that is, if the operands were of opposite sign and the sign of the result is the same as the sign of the source; cleared otherwise.
 - **D:** Always set to "1".
 - **H:** Cleared if there is a carry from the most significant bit of the low-order four bits of the result; set otherwise, indicating a "borrow".

Format:

				Bytes	Cycles	Opcode (Hex)	Addr I dst	Mode src
	орс	dst src		2	4	32	r	r
-					6	33	r	lr
Г								
	орс	src	dst	3	6	34	R	R
					6	35	R	IR
Г								
	орс	dst	src	3	6	36	R	IM

Examples: Given: R1 = 10H, R2 = 03H, C = "1", register 01H = 20H, register 02H = 03H, and register 03H = 0AH:

SBC	R1, R2 🗆	R1 = 0CH, R2 = 03H
SBC	R1, @R2 🗆	R1 = 05H, R2 = 03H, register 03H = 0AH
SBC	01H, 02H	Register 01H = 1CH, register 02H = 03H
SBC	01H, @02H	Register 01H = 15H, register 02H = 03H, register 03H = 0AH
SBC	01H, #8AH	Register 01H = 95H; C, S, and V = "1"

In the first example, if working register R1 contains the value 10H and register R2 the value 03H, the statement "SBC R1, R2" subtracts the source value (03H) and the C flag value ("1") from the destination (10H) and then stores the result (0CH) in register R1.




6.3.62 SCF-Set Carry Flag							
SCF							
Operation:	C ← 1						
	The ca	arry flag (C) i	s set to logic o	one, regardless	of its prev	vious value.	
Flags:	C:	Set to "1".					
	No oth	ner flags are	affected.				
Format:							
					Bytes	Cycles	Opcode (Hex)
	op	C			1	4	DF
Example:	The st	atement					
	SCF						
	Sets tl	ne carry flag	to logic one.				

6.3.63 SRA-Shift Right Arithmetic

SRA dst

An arithmetic shift-right of one bit position is performed on the destination operand. Bit zero (the LSB) replaces the carry flag. The value of bit 7 (the sign bit) is unchanged and is shifted into bit position 6.



Flags:

- C: Set if the bit shifted from the LSB position (bit zero) was "1".
- **Z:** Set if the result is "0"; cleared otherwise.

S: Set if the result is negative; cleared otherwise.

- V: Always cleared to "0".
- D: Unaffected.
- H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode dst
орс	dst	2	4	D0	R
			4	D1	IR

Examples: Given: Register 00H = 9AH, register 02H = 03H, register 03H = 0BCH, and C = "1":

 SRA
 00H
 Register
 00H = 0CD, C = "0"

 SRA
 @02H
 Register
 02H = 03H, register
 03H = 0DEH, C = "0"

In the first example, if general register 00H contains the value 9AH (10011010B), the statement "SRA 00H" shifts the bit values in register 00H right one bit position. Bit zero ("0") clears the C flag and bit 7 ("1") is then shifted into the bit 6 position (bit 7 remains unchanged). This leaves the value 0CDH (11001101B) in destination register 00H.

6.3.64 SRP/SRP0/SRP1-Set Register Pointer

SRP	src						
SRP0	src						
SRP1	src						
Operation:	If src (1) = 1 and src (0) = 0 then: If src (1) = 0 and src (0) = 1 then: If src (1) = 0 and src (0) = 0 then:	RP0 (3) 🗆 🤇	$ \leftarrow \operatorname{src} (3 - 7) \\ \leftarrow \operatorname{src} (3 - 7) \\ \leftarrow \operatorname{src} (4 - 7), \\ \leftarrow 0 \\ \leftarrow \operatorname{src} (4 - 7), \\ \leftarrow 1 $				
	The source data bits one and zero (LSB) determine whether to write one or both of the register pointers, RP0 and RP1. Bits 3–7 of the selected register pointer are written unless both register pointers are selected. RP0.3 is then cleared to logic zero and RP1.3 is set to logic one.						

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode src
орс	src	2	4	31	IM

Examples: The statement

SRP #40H

Sets register pointer 0 (RP0) at location 0D6H to 40H and register pointer 1 (RP1) at location 0D7H to 48H.

The statement "SRP0 #50H" sets RP0 to 50H, and the statement "SRP1 #68H" sets RP1 to 68H.



6.3.65 STOP-Stop Operation

STOP

Operation:

The STOP instruction stops the both the CPU clock and system clock and causes the microcontroller to enter Stop Mode. During Stop Mode, the contents of on-chip CPU registers, peripheral registers, and I/O port control and data registers are retained. Stop Mode can be released by an external reset operation or by external interrupts. For the reset operation, the RESET pin must be held to Low level until the required oscillation stabilization interval has elapsed.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode	Addr	Mode
			(Hex)	dst	src
орс	1	4	7F	_	-

Example: The statement

STOP

Halts all microcontroller operations.

6.3.66 SUB-Subtract

- SUB dst, src
- **Operation:** $dst \leftarrow dst src$

The source operand is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's complement of the source operand to the destination operand.

Flags:

- **C:** Set if a "borrow" occurred; cleared otherwise.
 - **Z:** Set if the result is "0"; cleared otherwise.
 - **S:** Set if the result is negative; cleared otherwise.
 - V: Set if arithmetic overflow occurred, that is, if the operands were of opposite signs and the sign of the result is of the same as the sign of the source operand; cleared otherwise.
 - **D:** Always set to "1".
 - **H:** Cleared if there is a carry from the most significant bit of the low-order four bits of the result; set otherwise indicating a "borrow".

Format:

			Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
орс	dst src		2	4	22	r	r
				6	23	r	lr
орс	src	dst	3	6	24	R	R
				6	25	R	IR
орс	dst	src	3	6	26	R	IM

Examples:

ples: Given: R1 = 12H, R2 = 03H, register 01H = 21H, register 02H = 03H, register 03H = 0AH:

SUB	R1, R2 🗌	R1 = 0FH, R2 = 03H
SUB	R1, @R2 🗆	R1 = 08H, R2 = 03H
SUB	01H, 02H	Register 01H = 1EH, register 02H = 03H
SUB	01н, @02н	Register 01H = 17H, register 02H = 03H
SUB	01H, #90H	Register 01H = 91H; C, S, and V = "1"
SUB	01H, #65H	Register 01H = 0BCH; C and S = "1", V = "0"

In the first example, if working register R1 contains the value 12H and if register R2 contains the value 03H, the statement "SUB R1, R2" subtracts the source value (03H) from the destination value (12H) and stores the result (0FH) in destination register R1.




6.3.67 SWAP-Swap Nibbles

SWAP dst

Operation: dst $(0-3) \leftarrow$ dst (4-7)

The contents of the lower four bits and upper four bits of the destination operand are swapped.



Flags:

C: Undefined.

- **Z:** Set if the result is "0"; cleared otherwise.
- **S:** Set if the result bit 7 is set; cleared otherwise.
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

		Bytes	s Cycles	Opcode (Hex)	Addr Mode dst
орс	dst	2	4	F0	R
			4	F1	IR

Examples: Given: Register 00H = 3EH, register 02H = 03H, and register 03H = 0A4H:

SWAP	00H	Register	00H	=	0E3H				
SWAP	@02H	Register	02H	=	0ЗН,	register	03H	=	4AH

In the first example, if general register 00H contains the value 3EH (00111110B), the statement "SWAP 00H" swaps the lower and upper four bits (nibbles) in the 00H register, leaving the value 0E3H (11100011B).

6.3.68 TCM-Test Complement under Mask

TCM dst, src

Operation: (NOT dst) AND src

This instruction tests selected bits in the destination operand for a logic one value. The bits to be tested are specified by setting a "1" bit in the corresponding position of the source operand (mask). The TCM statement complements the destination operand, which is then ANDed with the source mask. The zero (Z) flag can then be checked to determine the result. The destination and source operands are unaffected.

Flags: C: Unaffected.

- **Z:** Set if the result is "0"; cleared otherwise.
- **S:** Set if the result bit 7 is set; cleared otherwise.
- V: Always cleared to "0".
- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr I dst	Mode src
орс	dst src		2	4	62	r	r
				6	63	r	lr
орс	src	dst	3	6	64	R	R
				6	65	R	IR
орс	dst	src	3	6	66	R	IM
	II			6 6	64 65	R	

Examples: Given: R0 = 0C7H, R1 = 02H, R2 = 12H, register 00H = 2BH, register 01H = 02H, and register 02H = 23H:

TCM	R0, R1 🗆	RO = OC7H, R1 = O2H, Z = "1"
TCM	RO, @R1 🗆	R0 = 0C7H, R1 = 02H, register 02H = 23H, Z = "0"
TCM	00н, 01н	Register 00H = 2BH, register 01H = 02H, Z = "1"
TCM	00н, @01н□	Register 00H = 2BH, register 01H = 02H,
		register 02H = 23H, Z = "1"
TCM	00H, #34	Register 00H = 2BH, Z = "0"

In the first example, if working register R0 contains the value 0C7H (11000111B) and register R1 the value 02H (00000010B), the statement "TCM R0, R1" tests bit one in the destination register for a "1" value. Because the mask value corresponds to the test bit, the Z flag is set to logic one and can be tested to determine the result of the TCM operation.

6.3.69 TM-Test under Mask

opc

dst

тм	dst, sr	dst, src								
Operation:	dst AN	ID src								
	tested (mask)	This instruction tests selected bits in the destination operand for a logic zero value. The bits to be ested are specified by setting a "1" bit in the corresponding position of the source operand mask), which is ANDed with the destination operand. The zero (Z) flag can then be checked to determine the result. The destination and source operands are unaffected.								
Flags:	C:	Unaffected.								
	Z :	Z: Set if the result is "0"; cleared otherwise.								
	S:	Set if the result bit 7 is set; clear	ed otherwise.							
	V :	V: Always reset to "0".								
	D:	D: Unaffected.								
	H:	Unaffected.								
Format:										
			Bytes	Cycles	Opcode (Hex)	Addr I dst	Mode src			
	ор	oc dst src	2	4	72	r	r			
				6	73	r	lr			
	ор	oc src dst	3	6	74	R	R			
	L			6	75	R	IR			

Examples: Given: R0 = 0C7H, R1 = 02H, R2 = 18H, register 00H = 2BH, register 01H = 02H, and register 02H = 23H:

src

 TM
 R0, R1 □
 R0 = 0C7H, R1 = 02H, Z = "0"

 TM
 R0, @R1 □
 R0 = 0C7H, R1 = 02H, register 02H = 23H, Z = "0"

 TM
 00H, 01H
 Register 00H = 2BH, register 01H = 02H, Z = "0"

 TM
 00H, @01H
 Register 00H = 2BH, register 01H = 02H, Z = "0"

 TM
 00H, @01H
 Register 00H = 2BH, register 01H = 02H, register 02H = 23H, Z = "0"

 TM
 00H, #54H
 Register 00H = 2BH, Z = "1"

In the first example, if working register R0 contains the value 0C7H (11000111B) and register R1 the value 02H (00000010B), the statement "TM R0, R1" tests bit one in the destination register for a "0" value. Because the mask value does not match the test bit, the Z flag is cleared to logic zero and can be tested to determine the result of the TM operation.

3

6

76

R

IM



6.3.70 WFI-Wait for Interrupt

WFI

Operation:


The CPU is effectively halted until an interrupt occurs, except that DMA transfers can still take place during this wait state. The WFI status can be released by an internal interrupt, including a fast interrupt.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)
	орс	1	4n ^(NOTE)	3F
NOTE: n = 1, 2, 3	3,			

Example: The following sample program structure shows the sequence of operations that follow a "WFI" statement:



6.3.71 XOR-Logical Exclusive OR

- XOR dst, src
- **Operation:** dst \leftarrow dst XOR src

The source operand is logically exclusive-ORed with the destination operand and the result is stored in the destination. The exclusive-OR operation results in a "1" bit being stored whenever the corresponding bits in the operands are different; otherwise, a "0" bit is stored.

Flags: C: Unaffected.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

- V: Always reset to "0".
- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
орс	dst src		2	4	B2	r	r
				6	B3	r	lr
орс	src	dst	3	6	B4	R	R
				6	B5	R	IR
орс	dst	src	3	6	B6	R	IM

Examples: Given: R0 = 0C7H, R1 = 02H, R2 = 18H, register 00H = 2BH, register 01H = 02H, and register 02H = 23H:

 XOR
 R0, R1
 R0 = 0C5H, R1 = 02H

 XOR
 R0, @R1
 R0 = 0E4H, R1 = 02H, register 02H = 23H

 XOR
 00H, 01H
 Register 00H = 29H, register 01H = 02H

 XOR
 00H, @01H
 Register 00H = 08H, register 01H = 02H, register 02H = 23H

 XOR
 00H, #54H
 Register 00H = 7FH

In the first example, if working register R0 contains the value 0C7H and if register R1 contains the value 02H, the statement "XOR R0, R1" logically exclusive-ORs the R1 value with the R0 value and stores the result (0C5H) in the destination register R0.



Clock and Power Circuits

7.1 Overview

The clock frequency for the S3F80Q5 can be generated by an external crystal or supplied by an external clock source. The clock frequency for the S3F80Q5 can range from 1 MHz to 8 MHz. The maximum CPU clock frequency, as determined by CLKCON register, is 8 MHz. The X_{IN} and X_{OUT} pins connect the external oscillator or clock source to the on-chip clock circuit.

Typically, application systems have a resister and two separate capacitors across the power pins in order to suppress high frequency noise and provide bulk charge storage for the overall system.



7.1.1 System Clock Circuit

The system clock circuit has the following components:

- External crystal or ceramic resonator oscillation source (or an external clock)
- Oscillator stop and wake-up functions
- Programmable frequency divider for the CPU clock (f_{OSC} divided by 1, 2, 8, or 16)
- Clock circuit control register, CLKCON




Figure 7-1 Main Oscillator Circuit (External Crystal or Ceramic Resonator)




Figure 7-2 External Clock Circuit



7.1.2 Clock Status during Power-Down Modes

The two power-down modes, Stop Mode and Idle mode, affect the system clock as follows:

- In Stop Mode, the main oscillator is halted. When Stop Mode is released, the oscillator starts by a reset
 operation or by an external interrupt. To enter the Stop Mode, STOPCON (STOP Control Register) has to be
 loaded with value, #0A5H before STOP instruction execution. After recovering from the Stop Mode by a reset
 or an external interrupt, STOPCON register is automatically cleared.
- In Idle mode, the internal clock signal is gated away from the CPU, but continues to be supplied to the interrupt structure, timer 0, timer 1, counter A and so on. Idle mode is released by a reset or by an interrupt (external or internally generated).




Figure 7-3 System Clock Circuit Diagram

7.1.3 System Clock Control Register (CLKCON)

The system clock control register, CLKCON, is located in address D4H, Set 1, Bank 0.

It is read/write addressable and has the following functions:

• Oscillator frequency divide-by value

The CLKCON.7–.5 and CLKCON.2–.0 Bit are not used in S3F80Q5. After a reset, the main oscillator is activated, and the $f_{OSC/16}$ (the slowest clock speed) is selected as the CPU clock. If necessary, you can then increase the CPU clock speed to $f_{OSC/2}$, $f_{OSC/2}$, $f_{OSC/26}$ or $f_{OSC/16}$.




Figure 7-4 System Clock Control Register (CLKCON)




Figure 7-5 Power Circuit (VDD)



Typically, application systems have a resister and two separate capacitors across the power pins. R1 and C1 located as near to the MCU power pins as practical to suppress high-frequency noise. C2 should be a bulk electrolytic capacitor to provide bulk charge storage for the overall system. We recommend that R1 = 10 Ω , C1 = 0.1 μ F and C2 = 100 μ F.





Figure 7-6 Guide Line of Chip Operating Voltage

V _{DD} Slope	Min.	Тур.	Max.	Unit
R _{VF}	100	_	-	
R _{VR}	500	-	-	μs
Note: R_{VF} = falling; R_{VR} = rising.				

Table 7-1 Falling and Rising Time of Operating Voltage







8.1 Overview

Resetting the MCU is the function to start processing by generating reset signal using several reset schemes. During reset, most control and status are forced to initial values and the program counter is loaded from the reset vector. In case of S3F80Q5, reset vector can be changed by Smart Option. (Refer to page 2-3 or page 14-3).

8.1.1 Reset Sources

The S3F80Q5 has five-different system reset sources as following.

- Watch Dog Timer (WTD): When watchdog timer enables in normal operating, a reset is generated whenever the basic timer overflow occurs.
- Low Voltage Detect (LVD): When VDD is changed in condition for LVD operation in the normal operating mode, reset occurs.
- Internal Power-ON Reset (IPOR): When VDD is changed in condition for IPOR operation, a reset is generated.
- External Interrupt (INT0-INT5): When RESET Control Bit is set to "0" (Smart Option @ 03FH) and chip is in Stop Mode, if external interrupt is enabled, external interrupts by P0 and P2.0 generate the reset signal.
- Stop Error Detection & Recovery (SED&R): When RESET Control Bit is set to "0" (Smart Option @ 03FH) and MCU is in stop or abnormal state, the falling edge input of P0 generates the reset signal regardless of external interrupt enable or disable.






Figure 8-1 RESET Sources of the S3F80Q5

- 1. The rising edge detection of LVD circuit while rising of VDD passes the level of VLVD.
- 2. When POR circuit detects VDD below VPOR, reset is generated by internal power-on reset.
- 3. Basic Timer over-flow for watchdog timer. Refer to Chapter 10 Basic Timer and Timer 0 for more understanding.

4. When RESET Control Bit (Smart Option @ 03FH) is set to "0" and chip is in Stop Mode, external interrupt input by P0 and P2.0 generates the reset signal.

5. When RESET Control Bit (Smart Option @ 03FH) are set to "0" and chip is in Stop Mode or abnormal state, the falling edge input of P0 generates the reset signal regardless of external interrupt enable/disable.






Figure 8-2 RESET Block Diagram of the S3F80Q5



8.1.2 Reset Mechanism

The interlocking work of reset pin and LVD circuit supplies two operating modes: Backup Mode input, and system reset input. Backup Mode input automatically creates a chip stop state when the voltage at V_{DD} is lower than V_{LVD} . When the LVD circuit detects rising edge of V_{DD} on the point V_{LVD} , the reset pulse generator makes a reset pulse, and system reset occurs. When the operating mode is in Stop Mode, the LVD circuit is disabled to reduce the current consumption under 5 μ A (at V_{DD} = 3.6 V). Therefore, although the voltage at V_{DD} is lower than V_{LVD} , the chip doesn't go into Backup Mode when the operating state is in Stop Mode.

8.1.3 Watch Dog Timer Reset

The watchdog timer that can recover to normal operation from abnormal function is built in S3F80Q5. Watchdog timer generates a system reset signal, if Basic Timer Counter (BTCNT) isn't cleared within a specific time by program. For more understanding of the watchdog timer function, please see the chapter 10, Basic Timer and Timer 0.

8.1.4 LVD Reset

The Low Voltage Detect Circuit (LVD) is built on the S3F80Q5 product to generate a system reset. LVD is disabled in Stop Mode. When the voltage at V_{DD} is falling down and passing V_{LVD} , the chip enters Backup Mode at the moment " $V_{DD} = V_{LVD}$ ". As the voltage at V_{DD} is rising up, the reset pulse is occurred at the moment " $V_{DD} \ge V_{LVD}$ ".




Figure 8-3 RESET Block Diagram by LVD for the S3F80Q5 in Stop Mode

NOTE:

- 1. LVD is disabled in Stop Mode. LVD always operates in any other operation modes.
- 2. CPU can enter Stop Mode by setting STOPCON (Stop Control Register) into 0A5H before execution STOP instruction.
- 3. This signal is output relating to Stop Mode. If STOPCON has 0A5H, and STOP instruction is executed, that output signal makes S3F80Q5 enter Stop Mode. So that is one of two statuses; one is Stop Mode, the other is not Stop Mode.



8.1.5 Internal Power-On Reset

The power-on reset circuit is built on the S3F80Q5 product. When power is initially applied to the MCU, or when V_{DD} drops below the V_{POR} , the POR circuit holds the MCU in reset until V_{DD} has risen above the V_{LVD} level.




Figure 8-4 Timing Diagram for Internal Power-On Reset Circuit




Figure 8-5 Reset Timing Diagram for the S3F80Q5 in Stop Mode by IPOR



8.1.6 External Interrupt Reset

When RESET Control Bit (Smart Option @ 03FH) is set to "0" and chip is in Stop Mode, if external interrupt is occurred by among the enabled external interrupt sources, from INT0 to INT5, reset signal is generated.

8.1.7 Stop Error Detection & Recovery

When RESET Control Bit (Smart Option bit [0] @ 03FH) is set to "0" and chip is in stop or abnormal state, the falling edge input of P0 generates the reset signal.

Refer to following table and figure for more information.

Condition	Reset Source	System Baset	
Slope of V _{DD}	V _{DD}	Reset Source	System Reset
Rising up from $V_{POR} < V_{DD} < V_{LVD}$	$V_{\text{DD}} \geq V_{\text{LVD}}$	-	No system reset
Rising up from $V_{DD} < V_{POR}$	$V_{\text{DD}} \geq V_{\text{LVD}}$	Internal POR	System reset occurs

Table 8-1 Reset Condition in Stop Mode



8.1.8 Power-Down Modes

The power down mode of S3F80Q5 are described following that:

- IDLE mode
- Backup Mode
- Stop Mode

8.1.8.1 Idle Mode

Idle mode is invoked by the instruction IDLE (op-code 6FH). In Idle mode, CPU operations are halted while some peripherals remain active. During Idle mode, the internal clock signal is gated away from the CPU and from all but the following peripherals, which remain active:

- Interrupt logic
- Basic Timer
- Timer 0
- Timer 1
- Timer2
- Counter A
- FRT
- SPI

I/O port pins retain the state (input or output) they had at the time IDLE mode was entered.

8.1.8.1.1 IDLE Mode Release

You can release IDLE mode in one of two ways:

- 1. Execute a reset. All system and peripheral control registers are reset to their default values and the contents of all data registers are retained. The reset automatically selects the slowest clock (1/16) because of the hardware reset value for the CLKCON register. If all interrupts are masked in the IMR register, a reset is the only way you can release IDLE mode.
- Activate any enabled interrupt; internal or external. When you use an interrupt to release IDLE mode, the 2-bit CLKCON.4/CLKCON.3 value remains unchanged, and the currently selected clock value is used. The interrupt is then serviced. When the return-from-interrupt condition (IRET) occurs, the instruction immediately following the one which initiated IDLE mode is executed.
- **NOTE:** Only external interrupts built in to the pin circuit can be used to release Stop Mode. To release IDLE mode, you can use either an external interrupt or an internally-generated interrupt.



8.1.9 Backup Mode

For reducing current consumption, S3F80Q5 enters Backup Mode. If a falling level of V_{DD} is detected by LVD circuit on the point of V_{LVD} , chip enters Backup Mode. CPU and peripheral operation are stopped, but LVD is enabled. Because of oscillation stop, the supply current is reduced. In Backup Mode, chip cannot be released from stop state by any interrupt. The only way to release Backup Mode is the system-reset operation by interactive work of LVD circuit. The system reset of watchdog timer does not occur in Backup Mode.




Figure 8-6 Block Diagram for Backup Mode




Figure 8-7 Timing Diagram for Backup Mode Input and Released by LVD






Figure 8-8 Timing Diagram for Backup Mode Input in Stop Mode



8.1.10 Stop Mode

Stop Mode is invoked by executing the instruction "STOP", after setting the stop control register (STOPCON). In Stop Mode, the operation of the CPU and all peripherals is halted. That is, the on-chip main oscillator stops and the current consumption can be reduced. All system functions stop when the clock "freezes", but data stored in the internal register file is retained. However, the status of internal ring oscillator (ICLK, 15 kHz) is configurable. Stop Mode can be released in one of two ways: by a system reset or by an external interrupt. After releasing from Stop Mode, the value of stop control register (STOPCON) is cleared automatically.

Example 8-1 To	Enter S	Stop Mode
----------------	---------	-----------

This example s	shows ho	w to enter the Stop Mode	е.
	ORG •	0000H	; Reset address
ENTER_STOP:	• JP	T, START	
_	LD STOP NOP NOP RET	STOPCON,#0A5H	
	ORG JP	0100H-3 T,START	
START:	ORG	0100H	; Reset address
	LD • •	BTCON,#03	; Clear basic timer counter.
MAIN:	NOP •		
	CALL • •	ENTER_STOP	; Enter the Stop Mode
	LD JP •	BTCON,#02H T,MAIN	; Clear basic timer counter.

8.1.10.1 Sources to Release Stop Mode

Stop Mode is released when following sources go active:

- System Reset by Internal Power-On Reset (IPOR)
- External Interrupt (INT0-INT5)
- FRT interrupt (FRTINT)
- SED & R circuit

8.1.10.2 Using IPOR to Release Stop Mode

Stop Mode is released when the system reset signal goes active by internal power-on reset (IPOR). All system and peripheral control registers are reset to their default hardware values and contents of all data registers are unknown states. When the oscillation stabilization interval has elapsed, the CPU starts the system initialization routine by fetching the program instruction stored in reset address.

8.1.11 Using an FRT Interrupt to Release Stop Mode

FRT interrupts can be used to release Stop Mode. When FRT interrupt is enabled, S3F80Q5 is released from Stop Mode.

8.1.11.1 Using an External Interrupt to Release Stop Mode

External interrupts can be used to release Stop Mode. When RESET Control Bit is set to "0" (Smart Option @ 03FH) and external interrupt is enabled, S3F80Q5 is released from Stop Mode and generates reset signal. On the other hand, when RESET Control Bit are set to "1" (Smart Option @ 03FH), S3F80Q5 is only released from Stop Mode and does not generate reset signal. To wake-up from Stop Mode by external interrupt from INT0 to INT5, external interrupt should be enabled by setting corresponding control registers or instructions.

Please note the following conditions for Stop Mode release:

- If you release Stop Mode using an external interrupt, the current values in system and peripheral control registers are unchanged.
- If you use an external interrupt for Stop Mode release, you can also program the duration of the oscillation stabilization interval. To do this, you must make the appropriate control and clock settings before entering Stop Mode.
- If you use an interrupt to release Stop Mode, the bit-pair setting for CLKCON.4/CLKCON.3 remains unchanged and the currently selected clock value is used.

8.1.11.2 SED & R (STOP Error Detect and Recovery)

The stop Error Detect & Recovery circuit is used to release Stop Mode and prevent abnormal-Stop Mode that can be occurred by battery bouncing. It executes two functions in related to the internal logic of P0. One is releasing from stop status by switching the level of input port (P0) and the other is keeping the chip from entering Stop Mode when the chip is in abnormal status.

- Releasing from Stop Mode
- When RESET Control Bit is set to "0" (Smart Option @ 03FH), if falling edge input signal enters in through Port0, S3F80Q5 is released from Stop Mode and generates reset signal. On the other hand, when RESET Control Bit is set to "1" (Smart Option @ 03FH), S3F80Q5 is only released Stop Mode, reset doesn't occur. When the falling edge of a pin on Port0 is entered, the chip is released from Stop Mode even though external interrupt is disabled.
- Keeping the chip from entering abnormal-Stop Mode
- This circuit detects the abnormal status by checking the port (P0) status. If the chip is in abnormal status it keeps from entering Stop Mode.
- **NOTE:** In case of P2.0, SED & R circuit isn't implemented. So although 1pins, P2.0, have the falling edge input signal in Stop Mode, if external interrupt is disabled, the stop state of S3F80Q5 is unchanged. Do not use Stop Mode if you are using an external clock source because Xin input must be cleared internally to VSS to reduce current leakage.



8.1.12 System Reset Operation

System reset starts the oscillation circuit, synchronize chip operation with CPU clock, and initialize the internal CPU and peripheral modules. This procedure brings the S3F80Q5 into a known operating status. To allow time for internal CPU clock oscillation to stabilize, the reset pulse generator must be held to active level for a minimum time interval after the power supply comes within tolerance. The minimum required reset operation for an oscillation stabilization time is 16 oscillation clocks. All system and peripheral control registers are then reset to their default hardware values; (see <u>Table 8-2</u>).

In summary, the following sequence of events occurs during a reset operation:

- All interrupts are disabled.
- The watchdog function (Basic Timer) is enabled.
- Port 0, 2 and 3 are set to input mode and all pull-up resistors are disabled for the I/O port pin circuits.
- Peripheral control and data register settings are disabled and reset to their default hardware values. (See <u>Table 8-2</u>)
- The program counter (PC) is loaded with the program reset address in the ROM, 0100H.
- When the programmed oscillation stabilization time interval has elapsed, the instruction stored in reset address is fetched and executed.
- **NOTE:** To program the duration of the oscillation stabilization interval, you make the appropriate settings to the basic timer control register, BTCON, before entering Stop Mode. Also, if you do not want to use the basic timer watchdog function (which causes a system reset if a basic timer counter overflow occurs), you can disable it by writing "1010B" to the upper nibble of BTCON. But we recommend you should use it to prevent the chip malfunction.

8.1.13 Hardware Reset Values

<u>Table 8-2</u> list the reset values for CPU and system registers, peripheral control registers, and peripheral data registers following a reset operation.

The following notation is used to represent reset values:

- A "1" or a "0" shows the reset bit value as logic one or logic zero, respectively.
- An "x" means that the bit value is undefined after a reset.
- A dash ("-") means that the bit is either not used or not mapped (but a 0 is read from the bit position)

Address Bit Values after Reset											
Register Name	Mnemonic		ress	<u> </u>	Γ.	1	r	1	n	1	Γ.
-		Dec	Hex	7	6	5	4	3	2	1	0
Timer 0 counter register	TOCNT	208	D0H	0	0	0	0	0	0	0	0
Timer 0 data register	TODATA	209	D1H	1	1	1	1	1	1	1	1
Timer 0 control register	T0CON	210	D2H	0	0	0	0	0	0	0	0
Basic timer control register	BTCON	211	D3H	0	0	0	0	0	0	0	0
Clock control register	CLKCON	212	D4H	0	0	0	0	0	0	0	0
System flags register	FLAGS	213	D5H	х	х	х	х	х	х	0	0
Register pointer 0	RP0	214	D6H	1	1	0	0	0	_	-	-
Register pointer 1	RP1	215	D7H	1	1	0	0	1	-	-	-
	Location D8H	(SPH) is	not mapp	ed.							
Stack pointer (low byte)	SPL	217	D9H	х	х	х	х	х	х	х	х
Instruction pointer (high byte)	IPH	218	DAH	х	х	х	х	х	х	х	х
Instruction pointer (low byte)	IPL	219	DBH	х	х	х	х	х	х	х	х
Interrupt request register (read-only)	IRQ	220	DCH	0	0	0	0	0	0	0	0
Interrupt mask register	IMR	221	DDH	х	х	х	х	х	х	х	х
System mode register	SYM	222	DEH	0	-	-	х	х	х	0	0
Register page pointer	PP	223	DFH	0	0	0	0	0	0	0	0
Port 0 data register	P0	224	E0H	0	0	0	0	0	0	0	0
Port 1 data register	P1	225	E1H	0	0	0	0	0	0	0	0
Port 2 data register	P2	226	E2H	0	0	0	0	0	0	0	0
Port 3 data register	P3	227	E3H	0	-	0	0	1	1	0	0
	F	Reserved									
Port 2 interrupt enable register	P2INT	229	E5H	0	0	0	0	0	0	0	0
Port 2 interrupt pending register	P2PND	230	E6H	0	0	0	0	0	0	0	0
Port 0 pull-up enable register	P0PUR	231	E7H	0	0	0	0	0	0	0	0
Port 0 control register (high byte)	P0CONH	232	E8H	0	0	0	0	0	0	0	0
Port 0 control register (low byte)	P0CONL	233	E9H	0	0	0	0	0	0	0	0
Port 1 control register (high byte)	P1CONH	234	EAH	1	1	1	1	1	1	1	1
Port 1 control register (low byte)	P1CONL	235	EBH	0	0	0	0	0	0	0	0
	F	Reserved						_			_
Port 2 control register (low byte)	P2CONL	237	EDH	0	0	0	0	0	0	0	0
Port 2 pull-up enable register	P2PUR	238	EEH	0	0	0	0	0	0	0	0

Table 8-2 Set 1, Bank 0 Register Values after Reset

Desister News	Mnemonic	Add	ress			Bit Va	alues	after	Reset		
Register Name	winemonic	Dec	Hex	7	6	5	4	3	2	1	0
Port 3 control register	P3CON	239	EFH	0	0	0	0	0	0	0	0
	R	eserved									
Port 0 interrupt enable register	POINT	241	F1H	0	0	0	0	0	0	0	0
Port 0 interrupt pending register	P0PND	242	F2H	0	0	0	0	0	0	0	0
Counter A control register	CACON	243	F3H	0	0	0	0	0	0	0	0
Counter A data register (high byte)	CADATAH	244	F4H	1	1	1	1	1	1	1	1
Counter A data register (low byte)	CADATAL	245	F5H	1	1	1	1	1	1	1	1
Timer 1 counter register (high byte)	T1CNTH	246	F6H	0	0	0	0	0	0	0	0
Timer 1 counter register (low byte)	T1CNTL	247	F7H	0	0	0	0	0	0	0	0
Timer 1 data register (high byte)	T1DATAH	248	F8H	1	1	1	1	1	1	1	1
Timer 1 data register (low byte)	T1DATAL	249	F9H	1	1	1	1	1	1	1	1
Timer 1 control register	T1CON	250	FAH	0	0	0	0	0	0	0	0
STOP control register	STOPCON	251	FBH	0	0	0	0	0	0	0	0
	Locations FCH is no	t mapped	I. (for fact	tory te	st)						
Basic timer counter	BTCNT	253	FDH	0	0	0	0	0	0	0	0
External memory timing register	EMT	254	FEH	0	1	1	1	1	1	0	-
Interrupt priority register	IPR	255	FFH	х	х	х	х	х	х	х	х

NOTE:

1. Although the SYM register is not used, SYM.5 should always be "0".

If you accidentally write a 1 to this bit during normal operation, a system malfunction may occur.

2. Except for T0CNTH, T0CNTL, IRQ, T1CNTH, T1CNTL, and BTCNT, which are read-only, all registers in set 1 are read/write addressable.

3. You cannot use a read-only register as a destination field for the instructions OR, AND, LD, and LDB.

		Address				Bit Va	alues	after	Reset		
Register Name	Mnemonic	Dec	Hex	7	6	5	4	3	2	1	0
LVD control register	LVDCON	224	E0H	_	-	-	_	_	-	-	0
	R	eserved									
Reserved											
		eserved		1			1	1			
Timer 2 counter register (high byte)	T2CNTH	228	E4H	0	0	0	0	0	0	0	0
Timer 2 counter register (low byte)	T2CNTL	229	E5H	0	0	0	0	0	0	0	0
Timer 2 data register (high byte)	T2DATAH	230	E6H	1	1	1	1	1	1	1	1
Timer 2 data register (low byte)	T2DATAL	231	E7H	1	1	1	1	1	1	1	1
Timer 2 control register	T2CON	232	E8H	0	0	0	0	0	0	0	0
SPI Control Register	SPICON	233	E9H	0	0	0	0	0	0	0	0
SPI Status Register	SPISTAT	234	EAH	0	0	0	1	1	1	1	0
SPI Data Register	SPIDATA	235	EBH	1	1	1	1	1	1	1	1
Flash memory sector address register (high byte)	FMSECH	236	ECH	0	0	0	0	0	0	0	0
Flash memory sector address register (low byte)	FMSECL	237	EDH	0	0	0	0	0	0	0	0
Flash memory user programming enable register	FMUSR	238	EEH	0	0	0	0	0	0	0	0
Flash memory control register	FMCON	239	EFH	0	0	0	0	—	_	_	0
Reset indicating register	RESETID	240	F0H		Refer	to Cha	apter 4	Cont	rol Re	gisters	6
LVD flag level selection register	LVDSEL	243	F1H	0	0	-	_	_	-	-	-
Port 1 output mode pull-up enable register	P1OUTPU	244	F2H	0	0	0	0	0	0	0	0
Port 2 output mode selection register	P2OUTMD	245	F3H	0	0	0	0	0	0	0	0
Port 3 output mode pull-up enable register	P3OUTPU	246	F4H	-	-	0	0	-	-	0	0
PORT1 Output Mode Selection Register	P1OUTMD	225	F5	0	0	0	0	0	0	0	0
FRT Counter Register 2	FRTCNT2	246	F6H	0	0	0	0	0	0	0	0
FRT Counter Register 1	FRTCNT1	247	F7H	0	0	0	0	0	0	0	0
FRT Counter Register 0	FRTCNT0	248	F8H	0	0	0	0	0	0	0	0
FRT Data Register 2	FRTDATA2	249	F9H	0	0	0	0	0	0	0	0
FRT Data Register 1	FRTDATA1	250	FAH	0	0	0	0	0	0	0	0
FRT Data Register 0	FRTDATA0	251	FBH	0	0	0	0	0	0	0	0
FRT Control Register	FRTCON	252	FCH	0	0	0	0	0	0	0	0

Table 8-3 Set 1, Bank 1 Register Values after Reset



				-		-			
Mode	Beact	Sourco	Smart Option 1 st bit @3FH						
Mode Reset Source			1	0					
	Watch Dog Time	r Enable	0	Reset	0	Reset			
	IPOR		0	Reset	0	Reset			
Normal Operating	LVD		0	Reset	0	Reset			
oporating	External Interrup	t (EI) P0 and P2	Х	External ISR	Х	External ISR			
	External Interrupt (DI) P0 and P2		Х	Continue	Х	Continue			
	Watch Dog Timer Enable		Х	STOP	Х	STOP			
	IPOR		0	STOP Release and Reset	0	STOP Release and Reset			
Stop	LVD		Х	STOP	Х	STOP			
Stop Mode	External Interrup P0 and P2	t (EI-Enable)	х	STOP Release and External ISR	0	STOP Release and Reset			
	SED&R	P0	х	STOP Release and Continue	0	STOP Release and Reset			
		P2.0	Х	STOP	Х	STOP			

Table 8-4 Reset Generation According to the Condition of Smart Option

NOTE:

- 1. "X" means that a corresponding reset source don't generate reset signal. "O" means that a corresponding reset source generates reset signal.
- 2. "Reset" means that reset signal is generated and chip reset occurs,
- 3. "Continue" means that it executes the next instruction continuously without ISR execution.
- 4. "External ISR" means that chip executes the interrupt service routine of generated external interrupt source.
- 5. "STOP" means that the chip is in stop state.
- 6. "STOP Release and External ISR" means that chip executes the external interrupt service routine of generated external interrupt source after STOP released.
- 7. "STOP Release and Continue" means that executes the next instruction continuously after STOP released.

8.1.14 Recommendation for Unusued Pins

To reduce overall power consumption, please configure unused pins according to the guideline description <u>*Table 8-5*</u>.

Pin Name	Recommend	Example
Port 0	Set Input modeEnable Pull-up ResisterNo Connection for Pins	 P0CONH ← # 00H or 0FFH P0CONL ← # 00H or 0FFH P0PUR ← # 0FFH
Port 1	 Set P1.7-P1.4 to Open-Drain Output mode Set P1.3-P1.0 to Push-pull Output mode Set P1 Data Register to #00H. Disable Pull-up Resister No Connection for Pins 	 P1CONH ← # 55H P1CONL ← # 0AAH P1 ← # 00H P1OUTPU ← # 00H
Port 2.0	 Set Push-pull Output mode Set P2 Data Register to #00H. Disable Pull-up resister No Connection for Pins 	 P2CONL ← # 0AAH P2 ← # 00H P2PUR ← # 00H
P3.0-3.1	Set Push-pull Output modeSet P3 Data Register to #00H.No Connection for Pins	 • P3CON ← # 11010010B • P3 ← # 00H
TEST	Connect to VSS.	_




8.1.15 Summary Table of Backup Mode, Stop Mode, and Reset Status

For more understanding, please see the below description <u>Table 8-6</u>.

Table 8-6 S	Summary of	Each Mode
-------------	------------	-----------

Item/Mode	Backup	Reset Status	Stop
Approach condition	 VDD is lower than VLVD 	 The rising edge at VDD is detected by LVD circuit. (When VDD ≥ VLVD) Watchdog timer overflow signal is activated. 	 STOPCON ← #A5H STOP (LD STOPCON, #0A5H) (STOP)
Port status	 All I/O port is floating status All the ports become input mode but is blocked. Disable all pull-up resister 	All I/O port is floating statusDisable all pull-up resisters	 All the ports keep the previous status. Output port data is not changed.
Control register	 All control register and system register are initialized as list of <u>Table 8-2</u>. 	All control register and system register are initialized as list of <u>Table 8-2</u> .	_
Releasing condition	The rising edge of LVD circuit is generated.	After passing an oscillation warm-up time	External interrupt or resetSED & R Circuit.
Others	There is no current consumption in chip.	There can be input leakage current in chip.	It depends on control program







9.1 Overview

The S3F80Q5 microcontroller has four bit-programmable I/O ports, P0, P1, P2 (24-QFN package only), P3. For 24-pin package, two ports, P0 and P1, are 8-bit ports and P2 is a 1-bit port and P3 is a 2-bit port. This gives a total of 19 I/O pins. For 16-pin package, P0 is a 5-bit port, P1 is a 4-bit port and P3 is a 2-bit port. This gives a total of 11 I/O pins.

Each port is bit-programmable and can be flexibly configured to meet application design requirements. The CPU accesses ports by directly writing or reading port registers. No special I/O instructions are required.

For IR applications, port 0, port 1 are usually configured to the keyboard matrix, port 2 is normal I/O pin and port 3 is used to IR drive pins.

Table 9-1, Table 9-2 give you a general overview of S3F80Q5 I/O port functions.

Port	Configuration Options
Port 0	8-bit(24-QFN) general-purpose I/O port; Input or push-pull output; external interrupt input on falling edges, rising edges, or both edges; all P0 pin circuits have noise filters and interrupt enable/disable register (P0INT) and pending control register (P0PND); Pull-up resistors can be assigned to individual P0 pins using P0PUR register settings. This port is dedicated for key input in IR controller application.
Port 1	8-bit(24-QFN) general-purpose I/O port; Input without or with pull-up, open-drain output, or push-pull output. This port is dedicated for key output in IR controller application. Also, P1.0 to P1.3 can be used for SPI function.
Port 2	1-bit(24-QFN) general-purpose I/O port; Input, push-pull output, or open-drain output. The P2.0 can be used as external interrupt inputs and have noise filters. The P2INT register is used to enable/disable interrupts and P2PND bits can be polled by software for interrupt pending control. Pull-up resistors can be assigned to individual P2 pins using P2PUR register settings.
P3.0-P3.1	2-bit I/O port; P3.0 and P3.1 are configured input functions (Input mode, with or without pull-up, for T0CK, T0CAP or T1CAP) or output functions (push-pull or open-drain output mode, or for REM and T0PWM). P3.1 is dedicated for IR drive pin and P3.0 can be used for indicator LED drive.

Table 9-1 Port Configuration Overview (24-QFN)

9.1.1 Port Data Registers

<u>Table 9-2</u> gives you an overview of the register locations of all four S3F80Q5 I/O port data registers. Data registers for ports 0, 1 have the general format shown in <u>Figure 9-1</u>.

NOTE: The data register for port 3, P3, contains 2 bits for P3.0-P3.1, and an additional status bit (P3.7) for carrier signal on/off.

Register Name	Mnemonic	Decimal	Hex	Location	R/W
Port 0 data register	P0	224	E0H	Set 1, Bank 0	R/W
Port 1 data register	P1	225	E1H	Set 1, Bank 0	R/W
Port 2 data register	P2	226	E2H	Set 1, Bank 0	R/W
Port 3 data register	P3	227	E3H	Set 1, Bank 0	R/W

Table 9-2 Port Data Register Summary

Because port 3 is a 2-bit I/O port, the port 3 data register only contains values for P3.0-P3.1. The P3 register also contains a special carrier on/off bit (P3.7). See the port 3 description for details. All other I/O ports except P2 are 8-bit.




Figure 9-1 S3F80Q5 I/O Port Data Register Format



9.1.2 Pull-Up Resistor Enable Registers

You can assign pull-up resistors to the pin circuits of individual pins in port0 and port1. To do this, you make the appropriate settings to the corresponding pull-up resistor enable registers; P0PUR. These registers are located in set 1, bank 0 at locations E7H, respectively, and are read/write accessible using Register addressing mode.

You can assign a pull-up resistor to the port 3 pins, P3.0-P3.1 in the input mode using basic port configuration setting in the P3CON registers.




Figure 9-2 Pull-up Resistor Enable Registers (Port 0 and Port 2)

10 Basic Timer and Timer 0

10.1 Overview

71100

The S3F80Q5 has two default timers: the 8-bit basic timer and the 8-bit general-purpose timer/counter. The 8-bit timer/counter is called timer 0.

10.1.1 Basic Timer (BT)

You can use the basic timer (BT) in two different ways:

- As a watchdog timer to provide an automatic reset mechanism in the event of a system malfunction
- To signal the end of the required oscillation stabilization interval after a reset or a Stop Mode release.

The functional components of the basic timer block are:

- Clock frequency divider (f_{OSC} divided by 16384, 4096, 1024 or 128) with multiplexer
- 8-bit basic timer counter, BTCNT (FDH, Set 1, Bank 0, Read-only)
- Basic timer control register, BTCON (D3H, Set 1, Bank 0, R/W)

10.1.1.1 Timer 0

Timer 0 has three operating modes, one of which you select using the appropriate T0CON setting:

- Interval timer mode
- Capture input mode with a rising or falling edge trigger at the P3.0 pin
- PWM mode

Timer 0 has the following functional components:

- Clock frequency divider (f_{OSC} divided by 4096, 256 or 8) with multiplexer
- External clock input pin (T0CK)
- 8-bit timer 0 counter (T0CNT), 8-bit comparator, and 8-bit reference data register (T0DATA)
- I/O pins for capture input (T0CAP) or match output
- Timer 0 overflow interrupt (IRQ0, vector FAH) and match/capture interrupt (IRQ0, vector FCH) generation
- Timer 0 control register, T0CON (D2H, Set 1, Bank 0, R/W)

NOTE: The CPU clock should be faster than basic timer clock and timer 0 clock.



10.1.2 Basic Timer Control Register (BTCON)

The basic timer control register, BTCON, is used to select the input clock frequency, to clear the basic timer counter and frequency dividers, and to enable or disable the watchdog timer function. It is located in Set 1 and Bank0, addresses D3H, and is read/write addressable using register addressing mode.

A reset clears BTCON to "00H". This enables the watchdog function and selects a basic timer clock frequency of $f_{OSC}/4096$. To disable the watchdog function, you must write the signature code "1010B" to the basic timer register control bits BTCON.7-BTCON.4. For improved reliability, using the watchdog timer function is recommended in remote controllers and hand-held product applications.




Figure 10-1 Basic Timer Control Register (BTCON)

10.1.3 Basic Timer Function Description

10.1.3.1 WatchdogTimer Function

You can program the basic timer overflow signal (BTOVF) to generate a reset by setting BTCON.7-BTCON.4 to any value other than "1010B". (The "1010B" value disables the watchdog function.) A reset clears BTCON to '00H', automatically enabling the watchdog timer function. A reset also selects the CPU clock (as determined by the current CLKCON register setting), divided by 4096, as the BT clock.

A reset is generated whenever the basic timer overflow occurs. During normal operation, the application program must prevent the overflow, and the accompanying reset operation, from occurring. To do this, the BTCNT value must be cleared (by writing a "1" to BTCON.1) at regular intervals.

If a system malfunction occurs due to circuit noise or some other error condition, the BT counter clear operation will not be executed and a basic timer overflow will occur, initiating a reset. In other words, during normal operation, the basic timer overflow loop (a bit 7 overflow of the 8-bit basic timer counter, BTCNT) is always broken by a BTCNT clear instruction. If a malfunction does occur, a reset is triggered automatically.

10.1.3.2 Oscillation Stabilization Interval Timer Function

You can also use the basic timer to program a specific oscillation stabilization interval following a reset or when Stop Mode has been released by an external interrupt.

In Stop Mode, whenever a reset or an external interrupt occurs, the oscillator starts. The BTCNT value then starts increasing at the rate of $f_{OSC}/4096$ (for reset), or at the rate of the preset clock source (for an external interrupt). When BTCNT.3 overflows, a signal is generated to indicate that the stabilization interval has elapsed and to gate the clock signal off to the CPU so that it can resume normal operation.

In summary, the following events occur when Stop Mode is released:

- 1. During Stop Mode, a power-on reset or an external interrupt occurs to trigger the Stop Mode release and oscillation starts.
- 2. If a power-on reset occurred, the basic timer counter will increase at the rate of f_{OSC}/4096. If an external interrupt is used to release Stop Mode, the BTCNT value increases at the rate of the preset clock source.
- 3. Clock oscillation stabilization interval begins and continues until bit 3 of the basic timer counter overflows.
- 4. When a BTCNT.3 overflow occurs, normal CPU operation resumes.

10.1.4 Timer 0 Control Register (T0CON)

You use the timer 0 control register, T0CON, to

- Select the timer 0 operating mode (interval timer, capture mode, or PWM mode)
- Select the timer 0 input clock frequency
- Clear the timer 0 counter, T0CNT
- Enable the timer 0 overflow interrupt or timer 0 match/capture interrupt
- Clear timer0 match/capture interrupt pending conditions

T0CON is located in Set 1, Bank0, at address D2H, and is read/write addressable using register addressing mode.

A reset clears T0CON to "00H'. This sets timer 0 to normal interval timer mode, selects an input clock frequency of $f_{OSC}/4096$, and disables all timer 0 interrupts. You can clear the timer 0 counter at any time during normal operation by writing a "1" to T0CON.3.

The timer 0 overflow interrupt (T0OVF) is interrupt level IRQ0 and has the vector address FAH. When a timer0 overflow interrupt occurs and is serviced by the CPU, the pending condition is cleared automatically by hardware.

To enable the timer 0 mach/capture interrupt (IRQ0, vector FCH), you must write T0CON.1 to "1". To detect a match/capture interrupt pending condition, the application program polls T0CON.0. When a "1" is detected, a timer0 match or capture interrupt is pending. When the interrupt request has been serviced, the pending condition must be cleared by software by writing a "0" to the timer0 interrupt pending bit, T0CON.0.






Figure 10-2 Timer 0 Control Register (T0CON)




Figure 10-3 Timer 0 DATA Register (T0DATA)

10.1.5 Timer 0 Function Description

10.1.5.1 Timer 0 Interrupts (IRQ0, Vectors FAH and FCH)

The timer 0 module can generate two interrupts: the timer 0 overflow interrupt (T0OVF), and the timer 0 match/ capture interrupt (T0INT). T0OVF is interrupt with level IRQ0 and vector FAH. T0INT also belongs to interrupt level IRQ0, but is assigned the separate vector address, FCH.

A timer 0 overflow interrupt (T0OVF) pending condition is automatically cleared by hardware when it has been serviced. The T0INT pending condition must, however, be cleared by the application's interrupt service routine by writing a "1" to the T0CON.0 interrupt pending bit.

10.1.5.2 Interval Timer Mode

In interval timer mode, a match signal is generated when the counter value is identical to the value written to the T0 reference data register, T0DATA. The match signal generates a timer 0 match interrupt (T0INT, vector FCH) and clears the counter.

If, for example, you write the value "10H" to T0DATA, '0BH' to T0CON, the counter will increment until it reaches "10H". At this point, the T0 interrupt request is generated. And after the counter value is reset, counting resumes. With each match, the level of the signal at the timer 0 output pin is inverted; (see *Figure 10-4*).




Figure 10-4 Simplified Timer 0 Function Diagram: Interval Timer Mode

10.1.5.3 Pulse Width Modulation Mode

Pulse width modulation (PWM) mode lets you program the width (duration) of the pulse that is output at the T0PWM pin. As in interval timer mode, a match signal is generated when the counter value is identical to the value written to the timer 0 data register. In PWM mode, however, the match signal does not clear the counter. Instead, it runs continuously, overflowing at "FFH", and then continues incrementing from "00H".

Although you can use the match signal to generate a timer 0 overflow interrupt, interrupts are not typically used in PWM-type applications. Instead, the pulse at the T0PWM pin is held to low level as long as the reference data value is less than or equal to (\leq) the counter value and then the pulse is held to high level for as long as the data value is greater than (>) the counter value. One pulse width is equal to t_{CLK} × 256; (see *Figure 10-5*).




Figure 10-5 Simplified Timer 0 Function Diagram: PWM Mode



10.1.5.4 Capture Mode

In capture mode, a signal edge that is detected at the T0CAP pin opens a gate and loads the current counter value into the T0 data register. You can select rising or falling edges to trigger this operation.

Timer 0 also gives you capture input source: the signal edge at the T0CAP pin. You select the capture input by setting the value of the timer 0 capture input selection bit in the port 3 control register, P3CON.2, (set 1, bank 0, EFH). When P3CON.2 is "1", the T0CAP input is selected. When P3CON.2 is set to "0", normal I/O port (P3.0) is selected.

Both kinds of timer 0 interrupts can be used in capture mode: the timer 0 overflow interrupt is generated whenever a counter overflow occurs; the timer 0 match/capture interrupt is generated whenever the counter value is loaded into the T0 data register.

By reading the captured data value in T0DATA, and assuming a specific value for the timer 0 clock frequency, you can calculate the pulse width (duration) of the signal that is being input at the T0CAP pin; (see <u>Figure 10-6</u>).




Figure 10-6 Simplified Timer 0 Function Diagram: Capture Mode






Figure 10-7 Basic Timer and Timer 0 Block Diagram



Example 10-1 Configuring the Basic Timer

This example shows how to configure the basic timer to sample specifications:

	ORG	0100H	
RESET	DI LD LD CLR	BTCON,#0AAH CLKCON,#18H SYM	; Disable all interrupts ; Disable the watchdog timer ; Non-divided clock ; Disable global and fast interrupts
	CLR • •	SPL	; Stack pointer low byte \rightarrow "0" ; Stack area starts at OFFH
	SRP EI •	#ОСОН	; Set register pointer → OCOH ; Enable interrupts
MAIN	LD NOP NOP • •	BTCON,#52H	; Enable the watchdog timer ; Basic timer clock: fOSC/4096 ; Clear basic timer counter
	JP • •	T,MAIN	




Example 10-2 Programming Timer 0

This sample program sets timer 0 to interval timer mode, sets the frequency of the oscillator clock, and determines the execution sequence which follows a timer 0 interrupt.

The program parameters are as follows:

- Timer 0 is used in interval mode; the timer interval is set to 4 milliseconds
- Oscillation frequency is 6 MHz
- General register 60H (page 0) \rightarrow 60H + 61H + 62H + 63H + 64H (page 0) is executed after a timer 0 interrupt

		00FAH, TOOVER 00FCH, TOINT	; Timer 0 overflow interrupt ; Timer 0 match/capture interrupt
	ORG	0100H	
RESET:DI	LD LD CLR	BTCON,#0AAH CLKCON,#18H SYM	; Disable all interrupts ; Disable the watchdog timer ; Select non-divided clock ; Disable global and fast interrupts
	CLR	SPL	; Stack pointer low byte $ ightarrow$ "0" ; Stack area starts at OFFH
	•		
	• LD	T0CON,#4BH	<pre>; Write `00100101B' ; Input clock is fOSC/256 ; Interval timer mode ; Enable the timer 0 interrupt ; Disable the timer 0 overflow interrupt</pre>
	LD	TODATA, #5DH	; Set timer interval to 4 milliseconds ; (6 MHz/256) \div (93 + 1)= 0.25 kHz (4 ms)
	SRP EI •	#ОСОН	; Set register pointer → 0COH ; Enable interrupts
TOINT:	• PUSH	RP0	; Save RPO to stack
	SRP0	#60H	; RPO 🔶 60H
	INC	RO	; R0 🔶 R0 + 1
	ADD	R2,R0	; R2 🔶 R2 + R0
	ADC	R3,R2	; R3 \leftarrow R3 + R2 + Carry
	ADC	R4,R0	; R4 🔶 R4 + R0 + Carry
	CP JR BITS	R0,#32H ULT,NO_200MS_SET R1.2	; 50 × 4 = 200 ms ; Bit setting (61.2H)
NO_200MS_SET:			
	LD POP	T0CON,#42H RP0	; Clear pending bit ; Restore register pointer 0 value
TOOVER IRET			; Return from interrupt service routine





11 Timer 1

11.1 Overview

The S3F80Q5 microcontroller has a 16-bit timer/counter called Timer 1 (T1). For universal remote controller applications, Timer 1 can be used to generate the envelope pattern for the remote controller signal.

Timer 1 has the following components:

- One control register, T1CON (FAH, set 1, Bank0, R/W)
- Two 8-bit counter registers, T1CNTH and T1CNTL (F6H and F7H, set 1, Bank0, read-only)
- Two 8-bit reference data registers, T1DATAH and T1DATAL (F8H and F9H, set 1, Bank0, R/W)
- One 16-bit comparator

You can select one of the following clock sources as the Timer 1 clock:

- Oscillator frequency (f_{OSC}) divided by 4, 8, or 16
- Internal clock input from the counter A module (counter A flip/flop output)

You can use Timer 1 in three ways:

- As a normal free run counter, generating a Timer 1 overflow interrupt (IRQ1, vector F4H) at programmed time intervals.
- To generate a Timer 1 match interrupt (IRQ1, vector F6H) when the 16-bit Timer 1 count value matches the 16-bit value written to the reference data registers.
- To generate a Timer 1 capture interrupt (IRQ1, vector F6H) when a triggering condition exists at the P3.0 (You can select a rising edge, a falling edge, or both edges as the trigger).

In the S3F80Q5 interrupt structure, the Timer 1 overflow interrupt has higher priority than the Timer 1 match or capture interrupt.

NOTE: The CPU clock should be faster than timer 1 clock.

11.1.1 Timer 1 Overflow Interrupt

Timer 1 can be programmed to generate an overflow interrupt (IRQ1, F4H) whenever an overflow occurs in the 16-bit up counter. When you set the Timer 1 overflow interrupt enable bit, T1CON.2, to "1", the overflow interrupt is generated each time the 16-bit up counter reaches "FFFFH". After the interrupt request is generated, the counter value is automatically cleared to "00H" and up counting resumes. By writing a "1" to T1CON.3, you can clear/reset the 16-bit counter value at any time during program operation.

11.1.2 Timer 1 Capture Interrupt

Timer 1 can be used to generate a capture interrupt (IRQ1, vector F6H) whenever a triggering condition is detected at the P3.0 pin. The T1CON.5 and T1CON.4 bit-pair setting is used to select the trigger condition for capture mode operation: rising edges, falling edges, or both signal edges.

In capture mode, program software can poll the Timer 1 match/capture interrupt pending bit, T1CON.0, to detect when a Timer 1 capture interrupt pending condition exists (T1CON.0 = "1"). When the interrupt request is acknowledged by the CPU and the service routine starts, the interrupt service routine for vector F6H must clear the interrupt pending condition by writing a "0" to T1CON.0.




Figure 11-1 Simplified Timer 1 Function Diagram: Capture Mode



11.1.3 Timer 1 Match Interrupt

Timer 1 can also be used to generate a match interrupt (IRQ1, vector F6H) whenever the 16-bit counter value matches the value that is written to the Timer 1 reference data registers, T1DATAH and T1DATAL. When a match condition is detected by the 16-bit comparator, the match interrupt is generated, the counter value is cleared, and up counting resumes from "00H".

In match mode, program software can poll the Timer 1 match/capture interrupt pending bit, T1CON.0, to detect when a Timer 1 match interrupt pending condition exists (T1CON.0 = "1"). When the interrupt request is acknowledged by the CPU and the service routine starts, the interrupt service routine for vector F6H must clear the interrupt pending condition by writing a "0" to T1CON.0.




Figure 11-2 Simplified Timer 1 Function Diagram: Interval Timer Mode






Figure 11-3 Timer 1 Block Diagram

11.1.4 Timer 1 Control Register (T1CON)

The Timer 1 control register, T1CON, is located in set 1, FAH, Bank0 and is read/write addressable.

T1CON contains control settings for the following T1 functions:

- Timer 1 input clock selection
- Timer 1 operating mode selection
- Timer 1 16-bit up counter clear
- Timer 1 overflow interrupt enable/disable
- Timer 1 match or capture interrupt enable/disable
- Timer 1 interrupt pending control (read for status, write to clear)

A reset operation clears T1CON to "00H", selecting fosc divided by 4 as the T1 clock, configuring Timer 1 as a normal interval Timer, and disabling the Timer 1 interrupts.




Figure 11-4 Timer 1 Control Register (T1CON)







Figure 11-5 Timer 1 Registers (T1CNTH, T1CNTL, T1DATAH, T1DATAL)





12 Counter A

12.1 Overview

The S3F80Q5 microcontroller has one 8-bit counter called counter A. Counter A, which can be used to generate the carrier frequency, has the following components; (see *Figure 12-1*):

- Counter A control register, CACON
- 8-bit down counter with auto-reload function
- Two 8-bit reference data registers, CADATAH and CADATAL

Counter A has two functions:

- As a normal interval timer, generating a counter A interrupt (IRQ2, vector ECH) at programmed time intervals.
- To supply a clock source to the 16-bit timer/counter module, Timer 1, for generating the Timer 1 overflow interrupt.

NOTE: The CPU clock should be faster than count A clock.






Figure 12-1 Counter A Block Diagram



12.1.1 Counter A Control Register (CACON)

The counter A control register, CACON, is located in F3H, set 1, bank 0, and is read/write addressable.

CACON contains control settings for the following functions; (see *Figure 12-2*):

- Counter A clock source selection
- Counter A interrupt enable/disable
- Counter A interrupt pending control (read for status, write to clear)
- Counter A interrupt time selection




Figure 12-2 Counter A Control Register (CACON)




Figure 12-3 Counter A Registers

12.1.2 Counter A Pulse Width Calculations



To generate the above repeated waveform consisted of low period time, t_{LOW}, and high period time, t_{HIGH}.

When CAOF = 0, tLOW = (CADATAL + 2) × 1/Fx. 0H < CADATAL < 100H, where Fx = the selected clock. tHIGH = (CADATAH + 2) × 1/Fx. 0H < CADATAH < 100H, where Fx = the selected clock. When CAOF = 1, tLOW = (CADATAH + 2) × 1/Fx. 0H < CADATAH < 100H, where Fx = the selected clock. tHIGH = (CADATAL + 2) × 1/Fx. 0H < CADATAL < 100H, where Fx = the selected clock. To make tLOW = 24 μ s and tHIGH = 15 μ s. fOSC = 4 MHz, FX = 4 MHz/4 = 1 MHz [Method 1] When CAOF = 0, tLOW = 24 μ s = (CADATAL + 2)/FX = (CADATAL + 2) × 1 μ s, CADATAL = 22. tHIGH = 15 μ s = (CADATAH + 2)/FX = (CADATAH + 2) × 1 μ s, CADATAH = 13. [Method 2] When CAOF = 1, tHIGH = 15 μ s = (CADATAL + 2)/FX = (CADATAL + 2) × 1 μ s, CADATAH = 13. tLOW = 24 μ s = (CADATAL + 2)/FX = (CADATAL + 2) × 1 μ s, CADATAH = 13.








Figure 12-4 Counter A Output Flip-Flop Waveforms in Repeat Mode

12.1.3 To Generate 38 kHz, 1/3 Duty Signal through P3.1

This example sets Counter A to the repeat mode, sets the oscillation frequency as the Counter A clock source, and CADATAH and CADATAL to make a 38 kHz, 1/3 Duty carrier frequency.

The program parameters are:





- Counter A is used in repeat mode
- Oscillation frequency is 4 MHz (0.25 μs)
- CADATAH = 8.795 μs/0.25 μs = 35.18 CADATAL = 17.59 μs/0.25 μs = 70.36
- Set P3.1 C-MOS push-pull output and CAOF mode.

Example 12-1 To Generate 38 kHz, 1/3 Duty Signal through P3.1

START:	ORG DI •	0100H	; Reset address
	•		
	LD	CADATAL,#(70-2)	; Set 17.5 ms
	LD	CADATAH,#(35-2)	; Set 8.75 ms
	LD	P3CON,#11110010B	; Set P3 to C-MOS push-pull output. ; Set P3.1 to REM output
	LD	CACON, #00000110B	; Clock Source \rightarrow Fosc
			; Disable Counter A interrupt. ; Select repeat mode for Counter A. ; Start Counter A operation. ; Set Counter A Output Flip-Flop(CAOF) low.
	LD	РЗ,#80Н	<pre>; Set P3.7(Carrier On/Off) to high. ; This command generates 38 kHz, 1/3 duty pulse signal through P3.1</pre>
	• •		



12.1.4 To Generate a One-Pulse Signal through P3.1

This example sets Counter A to the one shot mode, sets the oscillation frequency as the Counter A clock source, and CADATAH and CADATAL to make a 40 μ s width pulse.


The program parameters are:



- Counter A is used in one-shot mode
- Oscillation frequency is 4 MHz (1 clock = 0.25 μs)
- CADATAH = 40 μs/0.25 μs = 160 CADATAL = 1
- Set P3.1 C-MOS push-pull output and CAOF mode.

Example 12-2 To Generate a One-Pulse Signal through P3.1

START:	ORG DI	0100H	; Reset address
	• •		
	LD LD	CADATAH,#(160-2) CADATAL,#1	; Set 40 ms ; Set any value except 00H
	LD	P3CON,#11110010B	; Set P3 to C-MOS push-pull output. ; Set P3.1 to REM output
	LD	CACON,#0000001B	<pre>; Clock Source → Fosc ; Disable Counter A interrupt. ; Select one shot mode for Counter A. ; Stop Counter A operation. ; Set Counter A Output Flip-Flop (CAOF) high</pre>
	LD • •	P3,#80H	; Set P3.7(Carrier On/Off) to high.
Pulse_out:	LD • •	CACON,#00000101B	 ; Start Counter A operation ; to make the pulse at this point. ; After the instruction is executed, 0.75 ms is required ; before the falling edge of the pulse starts.





13 Timer 2

13.1 Overview

The S3F80Q5 microcontroller has a 16-bit timer/counter called Timer 2 (T2). For universal remote controller applications, timer 2 can be used to generate the envelope pattern for the remote controller signal.

Timer 2 has the following components:

- One control register, T2CON (E8H, set 1, Bank1, R/W)
- Two 8-bit counter registers, T2CNTH and T2CNTL (E4H and E5H, Set1, Bank1, Read only)
- Two 8-bit reference data registers, T2DATAH and T2DATAL (E6H and E7H, set 1, Bank1, R/W)
- One 16-bit comparator

You can select one of the following clock sources as the timer 2 clock:

- Oscillator frequency (f_{OSC}) divided by 4, 8, or 16
- Internal clock input from the counter A module (counter A flip/flop output)

You can use Timer 2 in three ways:

- As a normal free run counter, generating a timer 2 overflow interrupt (IRQ3, vector F0H) at programmed time intervals.
- To generate a timer 2 match interrupt (IRQ3, vector F2H) when the 16-bit timer 2 count value matches the 16bit value written to the reference data registers.
- To generate a timer 2 capture interrupt (IRQ3, vector F2H) when a triggering condition exists at the P3.0 (You can select a rising edge, a falling edge, or both edges as the trigger).

In the S3F80Q5 interrupt structure, the timer 2 overflow interrupt has higher priority than the timer 2 match or capture interrupt.

NOTE: The CPU clock should be faster than timer 2 clock.



13.1.1 Timer 2 Overflow Interrupt

Timer 2 can be programmed to generate an overflow interrupt (IRQ3, F0H) whenever an overflow occurs in the 16-bit up counter. When you set the timer 2 overflow interrupt enable bit, T2CON.2, to "1", the overflow interrupt is generated each time the 16-bit up counter reaches "FFFFH". After the interrupt request is generated, the counter value is automatically cleared to "00H" and up counting resumes. By writing a "1" to T2CON.3, you can clear/reset the 16-bit counter value at any time during program operation.

13.1.2 Timer 2 Capture Interrupt

Timer 2 can be used to generate a capture interrupt (IRQ3, vector F2H) whenever a triggering condition is detected at the P3.0 pin for 32 pin package and P3.3 pin for 44 pin package. The T2CON.5 and T2CON.4 bit-pair setting is used to select the trigger condition for capture mode operation: rising edges, falling edges, or both signal edges.

In capture mode, program software can poll the timer 2 match/capture interrupt pending bit, T2CON.0, to detect when a timer 2 capture interrupt pending condition exists (T2CON.0 = "1"). When the interrupt request is acknowledged by the CPU and the service routine starts, the interrupt service routine for vector F2H must clear the interrupt pending condition by writing a "0" to T2CON.0.




Figure 13-1 Simplified Timer 2 Function Diagram: Capture Mode



13.1.3 Timer 2 Match interrupt

Timer 2 can also be used to generate a match interrupt (IRQ3, vector F2H) whenever the 16-bit counter value matches the value that is written to the timer 2 reference data registers, T2DATAH and T2DATAL. When a match condition is detected by the 16-bit comparator, the match interrupt is generated, the counter value is cleared, and up counting resumes from "00H".

In match mode, program software can poll the timer 2 match/capture interrupt pending bit, T2CON.0, to detect when a timer 2 match interrupt pending condition exists (T2CON.0 = "1"). When the interrupt request is acknowledged by the CPU and the service routine starts, the interrupt service routine for vector F2H must clear the interrupt pending condition by writing a "0" to T2CON.0.




Figure 13-2 Simplified Timer 2 Function Diagram: Interval Timer Mode






Figure 13-3 Timer 2 Block Diagram

13.1.4 Timer 2 Control Register (T2CON)

The timer 2 control register, T2CON, is located in address E8H, bank1, set 1 and is read/write addressable.

T2CON contains control settings for the following T2 functions:

- Timer 2 input clock selection
- Timer 2 operating mode selection
- Timer 2 16-bit up counter clear
- Timer 2 overflow interrupt enable/disable
- Timer 2 match or capture interrupt enable/disable
- Timer 2 interrupt pending control (read for status, write to clear)

A reset operation clears T2CON to 00H, selecting f_{OSC} divided by 4 as the T2 clock, configuring timer 2 as a normal interval timer, and disabling the timer 2 interrupts.




Figure 13-4 Timer 2 Control Register (T2CON)






Figure 13-5 Timer 2 Registers (T2CNTH, T2CNTL, T2DATAH, T2DATAL)



14 Embedded Flash Memory Interface

14.1 Overview

The S3F80Q5 has an on-chip Flash memory internally instead of masked ROM. The Flash memory is accessed by instruction "LDC". This is a sector erasable and a byte programmable Flash. User can program the data in a Flash memory area any time you want.

The S3F80Q5's embedded 18KB memory has two operating features as below:

- User Program Mode
- Tool Program Mode: Refer to Chapter 18 Flash MCU.

14.2 Flash ROM Configuration

The S3F80Q5 Flash memory consists of 144 sectors. Each sector consists of 128 Bytes. So, the total size of Flash memory is 128×144 Bytes (18 KB). User can erase the Flash memory by a sector unit at a time and write the data into the Flash memory by a byte unit at a time.

- 18KB Internal Flash memory
- Sector size: 128 Bytes
- 10 years data retention
- Fast programming Time:
 - Sector Erase: 4 ms (min)
 - Byte Program: 20 μs (min)
- Byte programmable
- User programmable by "LDC" instruction
- Sector (128 Bytes) erase available
- External serial programming support
- Endurance: 10,000 Erase/Program cycles (min.)
- Expandable OBPTM (On Board Program)



14.3 User Program Mode

This mode supports sector erase, byte programming, byte read and one protection mode (Hard Lock Protection). The S3F80Q5 has the internal pumping circuit to generate high voltage. Therefore, 12.5 V into Vpp (test) pin is not needed. To program a Flash memory in this mode several control registers will be used.

There are four kind functions in user program mode – programming, reading, sector erase, and one protection mode (hard lock protection).

С

14.3.1 ISP[™] (On-Board Programming) SECTOR

ISP[™] sectors located in program memory area can store On Board Program Software (boot program code for upgrading application code by interfacing with I/O port pin). The ISP[™] sectors can't be erased or programmed by "LDC" instruction for the safety of On Board Program Software.

The ISP sectors are available only when the ISP enable/disable bit is set 0, that is, enable ISP at the Smart Option. If you don't like to use ISP sector, this area can be used as a normal program memory (can be erased or programmed by "LDC" instruction) by setting ISP disable bit ("1") at the Smart Option. Even if ISP sector is selected, ISP sector can be erased or programmed in the tool program mode by serial programming tools.

The size of ISP sector can be varied by settings of Smart Option (refer to Figure 2-2 and <u>Figure 14-2</u>). You can choose appropriate ISP sector size according to the size of On Board Program Software.




Figure 14-1 Program Memory Address Space



14.3.2 Smart Option

Smart Option is the program memory option for starting condition of the chip. The program memory addresses used by Smart Option are from 003CH to 003FH. The S3F80Q5 only use 003EH and 003FH. User can write any value in the not used addresses (003CH and 003DH). The default value of Smart Option bits in program memory is 0FFH (Normal reset vector address 100H, ISP protection disable). Before execution the program memory code, user can set the Smart Option bits according to the hardware option for user to want to select.




Figure 14-2 Smart Option



NOTE:

- 1. By setting ISP Reset Vector Change Selection Bit (3EH.7) to "0", user can have the available ISP area. If ISP Reset Vector Change Selection Bit (3EH.7) is "1", 3EH.6 and 3EH.5 are meaningless.
- If ISP Reset Vector Change Selection Bit (3EH.7) is '0', user must change ISP reset vector address from 0100H to some address which user want to set reset address (0200H, 0300H, 0500H or 0900H).
 If the reset vector address is 0200H, the ISP area can be assigned from 0100H to 01FFH (256 bytes).
 If 0300H, the ISP area can be assigned from 0100H to 02FFH (512 bytes). If 0500H, the ISP area can be from 0100H to 04FFH (1024 bytes).
- 3. If ISP Protection Enable/Disable Bit is "0", user can't erase or program the ISP area selected by 3EH.1 and 3EH.0 in Flash memory.
- 4. User can select suitable ISP protection size by 3EH.1 and 3EH.0. If ISP Protection Enable/Disable Bit (3EH.2) is "1", 3EH.1 and 3EH.0 are meaningless.

Smart Option	(003EH) ISP Si	ze Selection Bit	Area of ISD Sector	ISP Sector Size
Bit 2	Bit 1	Bit 0	Area of ISP Sector	ISP Sector Size
1	х	х	0	0
0	0	0	100H – 1FFH (256 Bytes)	256 Bytes
0	0	1	100H – 2FFH (512 Bytes)	512 Bytes
0	1	0	100H – 4FFH (1024 Bytes)	1024 Bytes
0	1	1	100H – 8FFH (2048 Bytes)	2048 Bytes

Table 14-1 ISP Sector Size

NOTE: The area of the ISP sector selected by Smart Option bit (3EH.2 – 3EH.0) can't be erased and programmed by "LDC" instruction in user program mode.



14.3.3 ISP Reset Vector and ISP Sector Size

If you use ISP sectors by setting the ISP enable/disable bit to "0" and the reset vector selection bit to "0" at the Smart Option, you can choose the reset vector address of CPU as shown in <u>Table 14-2</u> by setting the ISP reset vector address selection bits. (Refer to Figure 2-2 Smart Option).

	art Option (003 ector Address S		Reset Vector Address after POR	Usable Area for ISP Sector	ISP Sector Size	
Bit 7	Bit 7 Bit 6		Address after FOR	ISF Sector		
1	х	х	0100H	0	0	
0	0	0	0200H	100H – 1FFH	256 Bytes	
0	0	1	0300H	100H – 2FFH	512 Bytes	
0	1	0	0500H	100H – 4FFH	1024 Bytes	
0	1	1	0900H	100H – 8FFH	2048 Bytes	

Table 14-2 Reset Vector Address

NOTE: The selection of the ISP reset vector address by Smart Option (003EH.7 – 003EH.5) is not dependent of the selection of ISP sector size by Smart Option (003EH.2 – 003EH.0).



14.4 Flash Memory Control Registers (User Program Mode)

14.4.1 Flash Memory Control Register (FMCON)

FMCON register is available only in user program mode to select the Flash memory operation mode; sector erase, byte programming, and to make the Flash memory into a hard lock protection.




Figure 14-3 Flash Memory Control Register (FMCON)

The bit 0 of FMCON register (FMCON.0) is a bit for the operation start of Erase and Hard Lock Protection. Therefore, operation of Erase and Hard Lock Protection is activated when you set FMCON.0 to "1". If you write FMCON.0 to 1 for erasing, CPU is stopped automatically for erasing time (min.10 ms). After erasing time, CPU is restarted automatically. When you read or program a byte data from or into Flash memory, this bit is not needed to manipulate.

14.4.2 Flash Memory User Programming Enable Register (FMUSR)

The FMUSR register is used for a safe operation of the Flash memory. This register will protect undesired erase or program operation from malfunctioning of CPU caused by an electrical noise. After reset, the user-programming mode is disabled, because the value of FMUSR is "0000000B" by reset operation. If necessary to operate the Flash memory, you can use the user programming mode by setting the value of FMUSR to "10100101B". The other value of "10100101B", user program mode is disabled.




Figure 14-4 Flash Memory User Programming Enable Register (FMUSR)

14.4.3 Flash Memory sector Address Registers

There are two sector address registers for the erase or programming Flash memory. The FMSECL (Flash Memory Sector Address Register Low Byte) indicates the low byte of sector address and FMSECH (Flash Memory Address Sector Register High Byte) indicates the high byte of sector address.

One sector consists of 128-bytes. Each sector's address starts XX00H or XX80H, that is, a base address of sector is XX00H or XX80H. So bit .6–.0 of FMSECL don't mean whether the value is "1" or "0". We recommend that it is the simplest way to load the sector base address into FMSECH and FMSECL register. When programming the Flash memory, user should program after loading a sector base address, which is located in the destination address to write data into FMSECH and FMSECL register. If the next operation is also to write one byte data, user should check whether next destination address is located in the same sector or not. In case of other sectors, user should load sector address to FMSECH and FMSECL Register according to the sector. (Refer to <u>Example 14-2</u>)




Figure 14-5 Flash Memory Sector Address Register (FMSECH)




Figure 14-6 Flash Memory Sector Address Register (FMSECL)



14.4.4 Sector Erase

User can erase a Flash memory partially by using sector erase function only in user program mode. The only unit of Flash memory to be erased in the user program mode is a sector.

The program memory of S3F80Q5, 18KB Flash memory, is divided into 144 sectors. Every sector has all 128 byte sizes. So the sector to be located destination address should be erased first to program a new data (one byte) into Flash memory. Minimum 10 ms delay time for the erase is required after setting sector address and triggering erase start bit (FMCON.0). Sector erase is not supported in tool program modes (MDS mode tool or programming tool).




Figure 14-7 Sector Configurations in User Program Mode



The Sector Erase Procedure in User Program Mode

- 1. Set Flash Memory User Programming Enable Register (FMUSR) to "10100101B".
- 2. Set Flash Memory Sector Address Register (FMSECH and FMSECL).
- 3. Set Flash Memory Control Register (FMCON) to "10100001B".
- 4. Set Flash Memory User Programming Enable Register (FMUSR) to "00000000B".




Figure 14-8 Sector Erase Flowchart in User Program Mode

NOTE:

- 1. If user erases a sector selected by Flash Memory Sector Address Register FMSECH and FMSECL, FMUSR should be enabled just before starting sector erase operation. And to erase a sector, Flash Operation Start Bit of FMCON register is written from operation stop "0" to operation start "1". That bit will be cleared automatically just after the corresponding operation completed. In other words, when S3F80Q5 is in the condition that Flash memory user programming enable bits is enabled and executes start operation of sector erase, it will get the result of erasing selected sector as user's a purpose and Flash Operation Start Bit of FMCON register is also clear automatically.
- 2. If user executes sector erase operation with FMUSR disabled, FMCON.0 bit, Flash Operation Start Bit, remains "high", which means start operation, and is not cleared even though next instruction is executed. So user should be careful to set FMUSR when executing sector erase, for no effect on other Flash sectors.



Example 14-1	Sector Erase
--------------	--------------

Case1. Erase o	one secto	r	
	•		
	•		
ERASE_ONESECT	FOR:		
	SB1		
	LD LD	FMUSR,#0A5H	; User program mode enable
	LD	FMSECH,# FMSECL,#00H	; Set sector address 4000H,sector 128, ; among sector 0~511
	LD	FMCON,#10100001B	; Select erase mode enable & Start sector erase
ERASE_STOP:	SB0	LD FMUSR,#00H	; User program mode disable
	360		
Case2.Erase F	lash men	nory space from sector (n)	to sector (n + m)
	•		
	•		
;;Pre-define the		of sector to erase	
LD	SecNum		
	LD LD	SecNumL,#128 R6,#01H	; Selection the sector128 (base address 4000H) ; Set the sector range (m) to erase
		R7,#7DH	; into High-byte(R6) and Low-byte(R7)
		R2,SecNumH	, <u>5</u> . <u>1</u> (.), <u>1</u> (.)
	LD	R3,SecNumL	
ERASE LOOP:	CALL	SECTOR ERASE	
	01122	XOR P4, #11111111B	; Display ERASE LOOP cycle
		INCW RR2	
	LD	SecNumH, R2	
	LD DECW	SecNumL,R3 RR6	
		R8,R6	
	OR	R8, R7	
	CP	R8,#00H	
	JP	NZ,ERASE_LOOP	
	•		
	-		
SECTOR_ERASE:	:		
	LD	R12, SecNumH	
	MULT	LD R14,SecNumL RR12,#80H	; Calculation the base address of a target sector
	MULT	RR14,#80H	; The size of one sector is 128 bytes
	ADD	R13,R14	-
			; BTJRF FLAGS.7,NOCARRY ; INC R12
			, INC NIZ
NOCARRY:			
	LD	R10,R13	
	LD	R11,R15	
ERASE_START:	CD1		
	SB1 LD	FMUSR,#0A5H	; User program mode enable
	LD	FMSECH, R10	; Set sector address
	LD	FMSECL,R11	
	LD	FMCON,#10100001B	; Select erase mode enable & Start sector erase
ERASE STOP:			
ELASE_SIOL:	LD	FMUSR,#00H	; User program mode disable
	SB0	111001(# 0 011	, ober program mode dibabie
	RET		



14.4.5 Programming

A Flash memory is programmed in one-byte unit after sector erase. The write operation of programming starts by "LDC" instruction.

The Program Procedure in User Program Mode

- Must erase target sectors before programming.
- Set Flash Memory User Programming Enable Register (FMUSR) to "10100101B".
- Set Flash Memory Control Register (FMCON) to "0101000XB".
- Set Flash Memory Sector Address Register (FMSECH and FMSECL) to the sector base address of destination address to write data.
- Load a transmission data into a working register.
- Load a Flash memory upper address into upper register of pair working register.
- Load a Flash memory lower address into lower register of pair working register.
- Load transmission data to Flash memory location area on "LDC" instruction by indirectly addressing mode
- Set Flash Memory User Programming Enable Register (FMUSR) to "00000000B".

NOTE: In programming mode, it doesn't care whether FMCON.0's value is "0" or "1".




Figure 14-9 Byte Program Flowchart in a User Program Mode






Figure 14-10 Program Flowchart in a User Program Mode



Example 14-2 Programming

Case1. 1 byte			
	e program	ming	
	•		
	•		
WR_BYTE:			; Write data "AAH" to destination address 4010H
	SB1		
	LD	FMUSR,#0A5H	; User program mode enable
	LD	FMCON,#01010000B	; Selection programming mode
	LD	FMSECH,#40H	; Set the base address of sector (4000H)
	LD	FMSECL,#00H	
	LD	R9,#0AAH	; Load data "AA" to write
	LD	R10,#40H	; Load Flash memory upper address into upper register of pair working register
	LD	R11,#10H	; Load Flash memory lower address into lower register of pair working register
	LDC	@RR10,R9	; Write data "AAH" at Flash memory location (4010H)
	LD SB0	FMUSR,#00H	; User program mode disable
	SBO		
Case2 Progra	ammina ir	n the same sector	
0	•		
0	•		
-	•		; RR10>Address copy (R10 -high address,R11-low address)
WR_INSECTOR:	•		; RR10>Address copy (R10 -high address,R11-low address)
-	•	R0,#40H	; RR10>Address copy (R10 -high address,R11-low address)
-	•		; RR10>Address copy (R10 -high address,R11-low address)
-	LD		; RR10>Address copy (R10 -high address,R11-low address) ; User program mode enable
-	LD SB1	R0,#40H	
-	LD SB1 LD	R0,#40H FMUSR,#0A5H	; User program mode enable ; Selection programming mode and Start programming
-	LD SB1 LD LD	R0,#40H FMUSR,#0A5H FMCON,#01010000B	; User program mode enable ; Selection programming mode and Start programming ; Set the base address of sector located in target address
-	LD SB1 LD LD LD LD	R0,#40H FMUSR,#0A5H FMCON,#01010000B FMSECH,#40H	; User program mode enable ; Selection programming mode and Start programming ; Set the base address of sector located in target address to write data
-	LD SB1 LD LD LD LD LD	R0,#40H FMUSR,#0A5H FMCON,#01010000B FMSECH,#40H FMSECL,#00H	<pre>; User program mode enable ; Selection programming mode and Start programming ; Set the base address of sector located in target address to write data ; The sector 128's base address is 4000H. ; Load data "33H" to write ; Load Flash memory upper address into upper register of</pre>
-	LD SB1 LD LD LD LD LD LD	R0,#40H FMUSR,#0A5H FMCON,#01010000B FMSECH,#40H FMSECL,#00H R9,#33H	<pre>; User program mode enable ; Selection programming mode and Start programming ; Set the base address of sector located in target address to write data ; The sector 128's base address is 4000H. ; Load data ``33H" to write</pre>
-	LD SB1 LD LD LD LD LD LD LD	R0,#40H FMUSR,#0A5H FMCON,#01010000B FMSECH,#40H FMSECL,#00H R9,#33H R10,#40H	<pre>; User program mode enable ; Selection programming mode and Start programming ; Set the base address of sector located in target address to write data ; The sector 128's base address is 4000H. ; Load data "33H" to write ; Load Flash memory upper address into upper register of pair working register ; Load Flash memory lower address into lower register of</pre>
WR_INSECTOR:	LD SB1 LD LD LD LD LD LD LD	R0,#40H FMUSR,#0A5H FMCON,#01010000B FMSECH,#40H FMSECL,#00H R9,#33H R10,#40H	<pre>; User program mode enable ; Selection programming mode and Start programming ; Set the base address of sector located in target address to write data ; The sector 128's base address is 4000H. ; Load data "33H" to write ; Load Flash memory upper address into upper register of pair working register ; Load Flash memory lower address into lower register of</pre>
WR_INSECTOR:	LD SB1 LD LD LD LD LD LD LD LD	R0,#40H FMUSR,#0A5H FMCON,#01010000B FMSECH,#40H FMSECL,#00H R9,#33H R10,#40H R11,#40H	<pre>; User program mode enable ; Selection programming mode and Start programming ; Set the base address of sector located in target address to write data ; The sector 128's base address is 4000H. ; Load data "33H" to write ; Load Flash memory upper address into upper register of pair working register ; Load Flash memory lower address into lower register of pair working register</pre>
WR_INSECTOR:	LD SB1 LD LD LD LD LD LD LD LD	R0,#40H FMUSR,#0A5H FMCON,#01010000B FMSECH,#40H FMSECL,#00H R9,#33H R10,#40H R11,#40H @RR10,R9	<pre>; User program mode enable ; Selection programming mode and Start programming ; Set the base address of sector located in target address to write data ; The sector 128's base address is 4000H. ; Load data "33H" to write ; Load Flash memory upper address into upper register of pair working register ; Load Flash memory lower address into lower register of pair working register ; Write data '33H' at Flash memory location</pre>



Case3 Progra	ammina ta	o the Flash memory space	a located in other sectors
Cases. Flogra	•	o the Flash memory space	
	•		
WR_INSECTOR2	:		
	LD	R0,#40H	
	LD	R1,#40H	
	SB1		
	LD	FMUSR,#0A5H	; User program mode enable
	LD	FMCON, #01010000B	; Selection programming mode and Start programming
	LD	FMSECH, #01H	; Set the base address of sector located in target address to write data
	LD	FMSECL,#00H	; The sector 2's base address is 100H
	LD	R9,#OCCH	; Load data "CCH" to write
	LD	R10,#01H	; Load Flash memory upper address into upper register of pair working register
	LD	R11,#40H	; Load Flash memory lower address into lower register of pair working register
	CALL	WR_BYTE	
	LD	R0,#40H	
WR_INSECTOR5	0:		
	LD	FMSECH,#19H	; Set the base address of sector located in target address to write data
	LD	FMSECL,#00H	; The sector 50's base address is 1900H
	LD	R9,# 55H	; Load data ``55H" to write
	LD	R10,#19H	; Load Flash memory upper address into upper register of pair working register
	LD	R11,#40H	; Load Flash memory lower address into lower register of pair working register
	CALL	WR_BYTE	
WR_INSECTOR1	28:		
	LD	FMSECH,#40H	; Set the base address of sector located in target address to write data
	LD	FMSECL,#00H	; The sector 128's base address is 4000H
	LD	R9,#ОАЗН	; Load data "A3H" to write
	LD	R10,#40H	; Load Flash memory upper address into upper register of pair working register
	LD	R11,#40H	; Load Flash memory lower address into lower register of pair working register
WR BYTE1:			
—	LDC	@RR10,R9	; Write data 'A3H' at Flash memory location
	INC	R11	
	DJNZ	R1,WR_BYTE1	
	LD SB0	FMUSR,#00H	; User Program mode disable
	3BU •		
	•		
WR BYTE:			
<u>-</u>	LDC	@RR10,R9	; Write data written by R9 at Flash memory location
	INC	R11	
	DJNZ	R0,WR_BYTE	
	RET		

14.4.6 Reading

The read operation starts by "LDC" instruction.

The Program Procedure in User Program Mode

- 1. Load a Flash memory upper address into upper register of pair working register.
- 2. Load a Flash memory lower address into lower register of pair working register.
- 3. Load receive data from Flash memory location area on "LDC" instruction by indirectly addressing mode

	•		
	•		
	LD	R2,#03H	; Load Flash memory's upper address to upper register of pair working register
	LD	R3,#00H	; Load Flash memory's lower address to lower register of pair working register
00P:	LDC	R0,@RR2	; Read data from Flash memory location (Between 300H and 3FFH)
	INC	R3	
	CP	R3,#OFFH	
	JP	NZ,LOOP	
	•		
	•		
	•		
	•		

Example 14-3 Reading



14.4.7 Hard Lock Protection

User can set Hard Lock Protection by writing "0110B" in FMCON7-4. This function prevents the changes of data in a Flash memory area. If this function is enabled, the user cannot write or erase the data in a Flash memory area.

This protection can be released by the chip erase execution in the tool program mode. In terms of user program mode, the procedure of setting Hard Lock Protection is following that. In tool mode, the manufacturer of serial tool writer could support Hardware Protection. Please refer to the manual of serial program writer tool provided by the manufacturer.

The Program Procedure in User Program Mode

- 1. Set Flash Memory User Programming Enable Register (FMUSR) to "10100101B".
- 2. Set Flash Memory Control Register (FMCON) to "01100001B".
- 3. Set Flash Memory User Programming Enable Register (FMUSR) to "00000000B".

• SB1 LD LD LD SB0	FMUSR,#0A5H FMCON,#01100001B FMUSR,#00H	; User program mode enable ; Select Hard Lock Mode and Start protection ; User program mode disable
•		
•		

Example 14-4 Hard Lock Protection

15 Low Voltage Detector

15.1 Overview

The S3F80Q5 micro-controller has a built-in Low Voltage Detector (LVD) circuit, which allows LVD and LVD_FLAG detection of power voltage. The S3F80Q5 has two options in LVD and LVD_FLAG voltage level according to the operating frequency to be set by Smart Option (Refer to page 2-3 and page 14-3).

Operating Frequency 8 MHz:

- Low voltage detect level for Backup Mode and Reset (LVD): 1.65 V (Typ.) ± 50 mV
- Low voltage detect level for Flash Flag Bit (LVD_FLAG): 1.90, 2.00, 2.10, 2.20 V (Typ.) ± 100 mV

After power-on, LVD block is always enabled. LVD block is only disable when executed STOP instruction. The LVD block of S3F80Q5 consists of two comparators and a resistor string. One of comparators is for LVD detection, and the other is for LVD_FLAG detection.



15.1.1 LVD

LVD circuit supplies two operating modes by one comparator: Backup Mode input and system reset input. The S3F80Q5 can enter the Backup Mode and generate the reset signal by the LVD level detection using LVD circuit. When LVD circuit detects the LVD level in falling power, S3F80Q5 enters the Backup Mode. Backup Mode input automatically creates a chip stop state. When LVD circuit detects the LVD level in rising power, the system reset occurs. This reset by LVD circuit is one of the S3F80Q5 reset sources. (Refer to page 8-3 for more.)

15.1.2 LVD FLAG

The other comparator's output makes LVD indicator flag bit "1" or "0". That is used to indicate low voltage level. When the power voltage is below the LVD_FLAG level, the bit 0 of LVDCON register is set "1". When the power voltage is above the LVD_FLAG level, the bit 0 of LVDCON register is set "0" automatically. LVDCON.0 can be used flag bit to indicate low battery in IR application or others.

NOTE:

- 1. A term of LVD is a symbol of parameter that means "Low Level Detect Voltage for Backup Mode".
- 2. A term of LVD_FLAG is a symbol of parameter that means "Low Level Detect Voltage for Flag Indicator".
- 3. The voltage gaps (LVD_GAPn (n = 1 to 4)) between LVD and LVD FLAGn (n = 1 to 4) have ± 80 mV distribution. LVD and LVD FLAGn (n = 1 to 4) are not overlapped

Symbol	Min.	Тур.	Max.	Unit
LVD_GAP1	170	250	330	mV
LVD_GAP2	270	350	430	mV
LVD_GAP3	370	450	530	mV
LVD_GAP4	470	550	630	mV

Symbol	Min.	Тур.	Max.	Unit
GAP Between LVD_Flag1 and LVD_Flag2	50	100	150	mV
GAP Between LVD_Flag2 and LVD_Flag3	50	100	150	mV
GAP Between LVD_Flag3 and LVD_Flag4	50	100	150	mV

Table 15-1	LVD Enable Time
------------	-----------------

 $(T_A = 0 \circ C \text{ to } +70 \circ C)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
LVD enable time	tLVD	$V_{DD} = 1.4 V$	Ι	Ι	50	μs
		$V_{DD} = 3.0 V$ (simulation result)	_	-	45	μS

In Stop Mode, LVD turns off. When external interrupt occurs, LVD needs tLVD during max.50 µs to wake up. If VDD is below VLVD after external interrupt, chip enters Backup. Because tLVD time is not enough to start oscillation, chip is not operated to abnormal state.




Figure 15-1 Low Voltage Detect (LVD) Block Diagram

15.1.3 Low Voltage Detector Control Register (LVDCON)

LVDCON.0 is used flag bit to indicate low battery in IR application or others. When LVD circuit detects LVD_FLAG, LVDCON.0 flag bit is set automatically. The reset value of LVDCON is #00H.




Figure 15-2 Low Voltage Detect Control Register (LVDCON)

15.1.4 Low Voltage Detector Flag Selection Register (LVDSEL)

LVDSEL is used to select LVD flag level. The reset value of LVDSEL is #00H.




Figure 15-3 Low Voltage Detect Flag Selection Register (LVDSEL)



16 SPI-Serial Peripheral Interface

16.1 Overview

The Serial Peripheral Interface (SPI) allows high-speed synchronous data transfer between the MCU and peripheral devices or between several Zilog devices:

- Full-duplex, 4-wire Synchronous Data Transfer
- Master or Slave Operation
- LSB First or MSB First Data Transfer
- End of Transmission Interrupt Flag
- Write Collision Flag Protection
- Mode Fault Flag bit
- Wake-up from Idle Mode
- Double Speed Master SPI Mode



The S3F80Q5 SPI circuit supports byte serial transfers in either Master or Slave modes. The block diagram of the SPI circuit is shown in *Figure 16-1*. The block contains buffer for receive data for maximum flexibility and throughput. The S3F80Q5 can be configured as either an SPI Master or Slave. The external interface consists of Master-Out/Slave-In (MOSI), Master-In/Slave-Out (MISO), Serial Clock (SCK), and Slave Select (NSS). Read from SPI Data register; (see *Figure 16-5*) read the receive buffer (double buffering) contents.

SPI modes are activated by setting the appropriate bits in the SPI Control Register as described below.




Figure 16-1 SPI Block Diagram



S3F80Q5 Product Specification




Figure 16-2 SPI Data Timing

16.1.1 Operation as an SPI Master

Only an SPI Master can initiate a byte/data transfer, this is done by the Master writing to the SPI Data register.

The Master shifts out 8bits of data along with the serial clock SCK for the Slave. The Master's outgoing byte is replaced with an incoming one from a Slave device. When the last bit is received, the shift register contents are transferred to the Receive Buffer and an interrupt is generated.

When operating as a Master, an active LOW Slave Select (NSS) must be generated to enable a Slave for a byte transfer. This Slave Select is generated under firmware control, and is not part of the SPI internal hardware, any available GPIO can be used for the Master's Slave Select Output. When the Master writes to the SPI Data Register, if the shift register is not busy shifting a previous byte, the data will be loaded into the shift register and shifting will begin. If the shift register is busy, a write collision error is generated. The transfer continues undisturbed, and the write data that caused the error is not written to the shifter.

The byte shifting and SCK generation are handled by the hardware (based on firmware selection of the clock source). Data is shifted out on the MOSI pin and the serial clock is output on the SCK pin. Data is received from the slave on the MISO pin.

16.1.2 Master SCK Selection

The Master SCK is programmable to one of eight clock settings, as shown in <u>Table 16-2</u>. The frequency is selected with the Clock Select Bits of SPI control register and Double SPI Speed Bit of SPI status register. The hardware provides 8 output clocks on the SCK pin for each byte transfer. Clock phase and polarity are selected by the CPHA and CPOL control bits (see <u>Figure 16-3</u>)

16.1.3 Operation as an SPI Slave

In Slave mode, the chip receives SCK from an external master on pin P1.2. Data from the master is shifted in on the MOSI pin, while data is being shifted out of the slave on the MISO pin. In addition, the active LOW Slave Select must be asserted to enable the slave for transmit. The Slave Select pin is P1.3. These pins is automatically configured by enabling SPI Enable bit.

In Slave mode, writes to the SPI Data Register, if the Slave Select is asserted (NSS LOW) and the shift register is not busy shifting a previous byte, the data will be loaded into the shift register. If the register is busy, a write collision error is generated. The transfer continues undisturbed, and the write data that caused the error is not written to the shifter. If the Slave Select is not active when the data is loaded, data is not transferred to the shift register until Slave Select is asserted.

If the Slave Select is de-asserted before a byte transfer is complete, the transfer is aborted and no interrupt is generated. Whenever Slave Select is asserted, the data is automatically reloaded into the shift register.

Clock phase and polarity must be selected to match the SPI master, using the control bits of SPICON (See <u>Figure 16-3</u>).

The SPI slave logic continues to operate in suspend, so if the SPI interrupt is enabled, the device can go into suspend during a SPI slave transaction, and it will wake up at the interrupt that signals the end of the byte transfer.



16.1.4 SPI Status and Control

The SPI control register is shown in *Figure 16-3*. The timing diagram in *Figure 16-2* shows the clock and data states for the various SPI modes.

16.1.5 SPI Interrupt

For SPI, an interrupt request is generated after a byte is received or transmitted. After the interrupt, the received data byte can be read from the SPI Data Register, and the SPI interrupt flag bit will be high.

SPI Function	GPIO Pin	Comment
Slave Select (NSS)	P1.3	For Master Mode, Firmware sets NSS, can be used as GPIO pin. For Slave Mode, NSS is an active LOW input.
Master Out, Slave In (MOSI) P1.0		Data output for master, data input for slave.
Master In, Slave Out (MISO)	P1.1	Data input for master, data output for slave.
SCK	P1.2	SPI Clock: Output for master, input for slave.

Table 16-1	SPI Pin Assignment
------------	--------------------

SPICON.1-0	SPISTAT.0	SCK Rate
00	1	F _{osc} /2
00	0	F _{osc} /4
01	1	F _{osc} /8
01	0	F _{osc} /16
10	1	F _{osc} /32
10	0	F _{osc} /64
11	1	F _{osc} /128
11	0	F _{osc} /256



16.1.6 SPI System Errors

Three system errors can be detected by the SPI system. The first type of error arises in a multiple-master system when more than one SPI device simultaneously tries to be a master. This error is called a mode fault. The second type of error, write collision, indicates that an attempt was made to write data to the SPIDATA while a transfer was in progress. The third type of error, receive overrun, occurs when an SPI transfer completes before the previous data has been read from the receive hold buffer.

When the SPI system is configured as a master and the NSS input line goes to active low, a mode fault error has occurred–usually because two devices have attempted to act as master at the same time. In cases where more than one device is concurrently configured as a master, there is a chance of contention between two pin drivers.

For push-pull CMOS drivers, this contention can cause permanent damage. The mode fault mechanism attempts to protect the device by disabling the drivers. The master/slave selection bit in the SPICON and all four P1CON control bits associated with the SPI are cleared. If NSS is an input and is driven low when the SPI is in Master mode, this will also set the SPI Interrupt Flag. SPIF is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, the SPIF bit is cleared by first reading the SPI Status Register with SPIF set, then accessing the SPI Data Register (SPIDATA).

Other precautions may need to be taken to prevent driver damage. If two devices are made masters at the same time, mode fault does not help protect either one unless one of them selects the other as slave. The amount of damage possible depends on the length of time both devices attempt to act as master.

A receive overrun occurs if previous data in the read buffer has not been read out when a transfer cycle is completed and the new data is loaded into the read buffer.

A write collision error occurs if the SPIDATA is written while a transfer is in progress. Because the SPIDATA is not double buffered in the transmit direction, writes to SPIDATA cause data to be written directly into the SPI shift register. Because this write corrupts any transfer in progress, a write collision error is generated. The transfer continues undisturbed, and the write data that caused the error is not written to the shifter.

A write collision is normally a slave error because a slave has no control over when a master initiates a transfer. A master knows when a transfer is in progress, so there is no reason for a master to generate a write-collision error, although the SPI logic can detect write collisions in both master and slave devices.

16.1.7 SPI Control Register (SPICON)

The control register for the SPI is called SPICON at address E9H, Bank 1. It has the following control functions:

- Operating mode and SCK rate selection
- Clock Phase and Clock Polarity selection
- Data order selection
- SPI Enable/Disable
- SPI Interrupt Enable/Disable

A reset clears the SPICON value to "00H". So, if you want to use SPI module, you must write appropriate value to SPICON.




Figure 16-3 SPI Control Register (SPICON)



16.1.8 SPI Status Register (SPISTAT)

Two system errors can be detected by the SPI system. The first type of error arises in a multiple-master system when more than one SPI device simultaneously tries to be a master. This error is called a mode fault. The second type of error, write collision, indicates that an attempt was made to write data to the SPDR while a transfer was in progress. The third type of error, receive overrun, occurs when an SPI transfer completes before the previous data has been read from the receive hold buffer.

The control register for the SPI is called SPISTAT at address EAH, Bank 1. It has the following control functions:

- Double SPI speed
- SPI interrupt flag
- Write collision flag
- Mode fault flag
- Receive overrun flag

Clearing the Write Collision bit is accomplished by reading the SPISTAT (with Write Collision bit set) followed by an access of SPIDATA.

To clear the Mode Fault bit, read the SPISTAT (with Mode Fault bit set), then write to the SPICON.

SPIF is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, the SPIF bit is cleared by first reading the SPI Status Register with SPIF set, then accessing the SPI Data Register (SPIDATA).




Figure 16-4 SPI Status Register (SPISTAT)



16.1.9 SPI Data Register (SPIDATA)

This register holds the SPI Data. The Firmware writes this register for transmitting data to External SPI Module. The Firmware reads the register to get data received by external SPI module.

SPIDATA is located at address F6H and is RW addressable.

		E	SPI D BH, Se	Data Re et1, Bar	egisters nk1, R/∖	(SPIDA V, Rese	ATA) et: FFH		
MSB	.7	.6	.5	.4	.3	.2	.1	.0	LSB

Figure 16-5 SPI Data Register (SPIDATA)





17 FRT

17.1 Overview

The S3F80Q5 microcontroller has a 24-bit timer called FRT. FRT can operate in the Stop Mode and be used to wake up from Stop Mode.

FRT has the following components:

- One control register, FRTCON (FCH, set 1, Bank 1, RW)
- Three 8-bit counter registers, FRTCNT0, FRTCNT1 and FRTCNT2 (from F8H to F6H, set 1, Bank 1, readonly)
- Three 8-bit reference data registers, FRTDAT0, FRTDAT1 and FRTDAT2 (from FBH and F9H, set 1, Bank1, RW)
- One 24-bit comparator

FRT uses the internal OSC as the clock source:

- Internal clock input from the internal OSC 15 kHz
- Internal OSC(IOSC) divided by 2, 4 or 16

FRT can be used in the normal, idle, and Stop Mode:

• To generate a FRT match interrupt (IRQ2, vector EEH) when the 24-bit FRT count value matches the 24-bit value written to the reference data registers.



17.1.1 FRT Match Interrupt

FRT can be used to generate a match interrupt (IRQ2, vector EEH) when the 24-bit counter value matches the value written to the FRT reference data registers, FRTDATn. When a match condition is detected by the 24-bit comparator, the match interrupt is generated, the counter value is cleared, and up counting resumes from "00H".

The application program can poll the FRT match interrupt pending bit, FRTCON.0, to detect when a FRT match interrupt pending condition exists (FRTCON.0 = "1"). When the interrupt request is acknowledged by the CPU and the service routine starts, the interrupt service routine for vector EEH must clear the interrupt pending condition by writing a "0" to FRTCON.0.




Figure 17-1 FRT Block Diagram



17.1.2 FRT Control Register (FRTCON)

The FRT control register, FRTCON, is located in set 1, FCH, Bank1 and is read/write addressable.

FRTCON contains control settings for the following FRT functions:

- FRT counter clear
- FRT match interrupt enable/disable
- FRT interrupt pending control (read for status, write to clear)

A reset operation clears FRTCON to "00H", and disables the FRT interrupts.




Figure 17-2 FRT Control Register (FRTCON)






Figure 17-3 FRT Registers (FRTCNT0 to FRTCNT2, FRTDAT0 to FRT2)



18 Electrical Data

18.1 Overview

In this section, S3F80Q5 electrical characteristics are presented in tables and graphs.

The information is arranged in the following order:

- Absolute maximum ratings
- D.C. electrical characteristics
- Characteristics of low voltage detect circuit
- Data retention supply voltage in Stop Mode
- Typical Low-Side Driver (Sink) characteristics
- Typical High-Side Driver (Source) characteristics
- Stop Mode release timing when initiated by an external interrupt
- Stop Mode release timing when initiated by a RESET
- Stop Mode release timing when initiated by a LVD
- Input/Output capacitance
- A.C. electrical characteristics
- Input timing for external interrupts
- Oscillation characteristics
- Oscillation stabilization time
- Operating voltage range
- A.C. electrical characteristics for internal Flash ROM

18.2 Absolute Maximum Ratings

Table 18-1	Absolute	Maximum	Ratings
------------	----------	---------	---------

·		
$(T_{\Lambda} =$	25	\circ C
	20	0,

Parameter	Symbol	Conditions	Rating *TBD	Unit	
Supply voltage	V _{DD}	_	□–0.3 to +3.8	V	
Input voltage	V _{IN}	-	–0.3 to V _{DD} +0.3	V	
Output voltage	Vo	All output pins	\Box –0.3 to V _{DD} +0.3	V	
Output current high	I _{OH}	One I/O pin active	-18	- mA	
		All I/O pins active	-60		
Output current low	I _{OL}	One I/O pin active	+30	m 4	
		All I/O pins active	+150	mA	
Operating temperature	T _A	_	–25 to +85	°C	
Storage temperature	T _{STG}	_	–65 to +150	°C	

18.3 D.C. Electrical Characteristics

Table 18-2 D.C. Electrical Characteris
--

 $(T_A = -25 \text{ °C to } +85 \text{ °C}, V_{DD} = 1.60 \text{ V to } 3.6 \text{ V})$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Operating voltage	V _{DD}	F _{OSC} = 4 MHz, 8 MHz	1.60	_	3.6	V
Input high voltage	V _{IH1}	All input pins except V_{IH2} and V_{IH3}	0.8 V _{DD}		V _{DD}	V
Input high voltage	V _{IH3}	X _{IN}	$V_{DD} - 0.3$	-	V_{DD}	v
Input low voltage	V_{IL1}	All input pins except V _{IL3}	0		$0.2 V_{DD}$	V
Input low voltage	V_{IL3}	X _{IN}		-	0.3	v
	V _{OH1}	$V_{DD} = 1.70 \text{ V}, I_{OH} = -6\text{mA}$ Port 3.1 only	V _{DD} – 0.7			
Output high voltage	V _{OH2}	$V_{DD} = 1.70 \text{ V}, I_{OH} = -2.2 \text{mA}$ P3.0 and P2.0	V _{DD} – 0.7		-	V
	V _{OH3}	$V_{DD} = 1.70 \text{ V}, I_{OH} = -1 \text{mA}$ Port0, Port 1	V _{DD} – 1.0			
	V _{OL1}	$V_{DD} = 1.70 \text{ V}, I_{OL} = 8 \text{ mA}$ Port 3.1 only	_	0.4	0.5	
Output low voltage	V _{OL2}	$V_{DD} = 1.70 \text{ V}, I_{OL} = 5 \text{ mA}$ P3.0 and P2.0	_	0.4	0.5	V
	V _{OL3}	V _{DD} = 1.70 V, I _{OL} = 2 mA Port 0, Port 1	_	0.4	1.0	
Input high leakage	I _{LIH1}	$V_{IN} = V_{DD}$ All input pins except I _{LIH2} and X _{OUT}	_	-	1	μA
current	I _{LIH2}	$V_{IN} = V_{DD} = 1.8 \text{ V}, X_{IN}$	-		20	·
Input low	I _{LIL1}	$V_{IN} = 0 V$ All input pins except I_{LIL2} and X_{OUT}	_	_	-1	μA
leakage current	I _{LIL2}	$V_{IN} = 0 V, X_{IN}$	-		-20	·
Output high leakage current	I _{LOH}	V _{OUT} = V _{DD} All output pins	_	_	1	μΑ
Output low leakage current	I _{LOL}	V _{OUT} = 0 V All output pins	_	_	-1	μA
Pull-up resistors	R_{L1}	$V_{IN} = 0 V, V_{DD} = 2.35 V$ $T_A = 25 °C, Ports 0-3$	44	67	95	kΩ
Feedback resistor	R_{fd}	$V_{IN} = V_{DD}, V_{DD} = 1.80 \text{ V}$ $T_A = 25 \text{ °C}, X_{IN}$	250	400	600	kΩ

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply Current ⁽¹⁾ IDD3 IDD4	IDD1	Operating Mode (2) VDD = 3.0 V 8 MHz crystal	_	1	1.6	mA
	IDD2	Idle Mode VDD = 3.0 V 8 MHz crystal	_	250	450	μA
	IDD3	Stop & FRT Mode (LVD OFF, Internal Ring OSC ON, FRT ON) VDD = 3.0 V	_	0.5	3	μΑ
	IDD4	Stop Mode (LVD OFF, Internal Ring OSC OFF, FRT OFF VDD = 3.0 V	_	0.3	1.5	μΑ

$(T_A = 0 \circ C \text{ to } +70 \circ C, V_{DD} = 1.60 \text{ V to } 3.6 \text{ V})$

NOTE:

- 1. Supply current does not include current drawn through internal pull-up resistors or external output current loads.
- 2. IDD1 includes Flash operating current (Flash erase/write/read operation).
- 3. The adder by LVD on current in Backup Mode is 18 µA. Backup Mode voltage is VDD between LVD and POR.

Conditions	Min.	Тур.	Max.	Unit
LVD on current in Backup Mode VDD = 1.60 V	-	18	35	μA

Table 18-3 Characteristics of Low Voltage Detect Circuit

 $(T_A = -25 \ ^{\circ}C \ to +85 \ ^{\circ}C)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Hysteresis voltage of LVD (Slew Rate of LVD)	ΔV	□-	-	100	200	mV
Low level detect voltage LVD for Backup Mode		_	1.60	1.65	1.70	V
	LVD_FLAG1	-	1.80	1.90	2.00	V
Low level detect voltage	LVD_FLAG2	-	1.90	2.00	2.10	V
for flag indicator	LVD_FLAG3	-	2.00	2.10	2.20	V
	LVD_FLAG4	_	2.10	2.20	2.30	V

NOTE: The voltage gaps (LVD_GAPn (n = 1 to 4)) between LVD and LVD FLAGn (n = 1 to 4) have ± 80 mV distribution. LVD and LVD FLAGn (n = 1 to 4) are not overlapped. The variation of LVD FLAGn (n = 1 to 4) and LVD always is shifted in same direction. That is, if one chip has positive tolerance (e.g. + 50 mV) in LVD FLAG, LVD has positive tolerance.

Symbol	Min.	Тур.	Max.	Unit
LVD_GAP1	170	250	330	mV
LVD_GAP2	270	350	430	mV
LVD_GAP3	370	450	530	mV
LVD_GAP4	470	550	630	mV

Symbol	Min.	Тур.	Max.	Unit
GAP Between LVD_Flag1 and LVD_Flag2	50	100	150	mV
GAP Between LVD_Flag2 and LVD_Flag3	50	100	150	mV
GAP Between LVD_Flag3 and LVD_Flag4	50	100	150	mV

Table 18-4 LVD Enable Time

$(T_A = -25 \circ C \text{ to } +85 \circ C)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
		VDD = 1.4 V	Ι	Ι	50	μS
LVD enable time	tLVD	VDD = 3.0 V (simulation result)	Ι	Ι	45	μs

In Stop Mode, LVD turns off. When external interrupt occurs, LVD needs tLVD during max.50 μ s to wake up. If VDD is below VLVD after external interrupt, chip enters Backup. Because tLVD time is not enough to start oscillation, chip is not operated to abnormal state.

Table 18-5 Power On Reset Circuit

 $(T_A = -25 \circ C \text{ to } +85 \circ C)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Power on reset (POR) voltage	V _{POR}	_	0.8	1.1	1.4	V

Table 18-6 Falling and Rising Time of Operating Voltage

V _{DD} Slope	Min.	Тур.	Max.	Unit
R _{VF}	100	_	_	
R _{VR}	500	_	_	μs
Note: R_{VF} = falling; R_{VR} = rising.				

Table 18-7 Data Retention Supply Voltage in Stop Mode

$(T_A = -25 \ ^{\circ}C \ to \ +85 \ ^{\circ}C)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Data retention supply voltage V _{DDDR}		_	0.8	_	3.6	V
Data retention supply current	I _{DDDR}	V _{DDDR} = 1.0 V Stop Mode	-	-	1	А

NOTE: Data Retention Supply Current means that the minimum supplied current for data retention. When the battery voltage is not sufficient (i,e, the supply current is < 1 μ A), the data retention could be not be guaranteed.






Figure 18-1 Stop Mode to Normal Mode Timing Diagram (1)







Figure 18-2 Stop Mode to Normal Mode Timing Diagram (2)



18.4 A.C. Electrical Characteristics

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Interrupt input High, Low width	t _{INTH} , t _{INTL}	P0.0-P0.7, P2.0 V _{DD} = 3.6 V	200	300	Ι	ns







18.5 Oscillation Characteristics

Table 18-9 Oscillation Characteristics	Table 18-9	Oscillation	Characteristics
--	------------	-------------	-----------------

(T^	=	-25	°C	to	+85	°C)
	IA	_	-20	0	ιU	100	<u> </u>	/

Oscillator	Clock Circuit	Conditions	Min.	Тур.	Max.	Unit
Crystal		CPU clock oscillation frequency	1	-	8	MHz
Ceramic		CPU clock oscillation frequency	1	-	8	MHz
External Clock	External Clock Open Pin XiN Xout	X _{IN} input frequency	1	_	8	MHz

Table 18-10 Input/Output Capacitance

 $(T_A = -25 \ ^{\circ}C \ to \ +85 \ ^{\circ}C)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input capacitance	C _{IN}	f = 1 MHz	_	_	10	
Output capacitance	C _{OUT}	V_{DD} = 0 V, unmeasured pins are connected to V_{SS}	_	_	-	pF
I/O capacitance	C _{IO}		_	-	-	

Table 18-11 Ring Oscillator Characteristics

```
(T<sub>A</sub> = 0 °C to +70 °C, V<sub>DD</sub> = 1.8 V to 3.6 V)
```

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Ring oscillator fring		Frequency		15	19.5	kHz
	Duty cycle		_	60	%	
	Variation for mode change	-	-	1	%	
		Current consumption	_	_	1	uA
		Start up time	_	_	500	us

Table 18-12 Oscillation Stabilization Time

$(T_A = -25 \ ^{\circ}C \text{ to } +85 \ ^{\circ}C, V_{DD} = 1.8 \ V \text{ to } 3.6 \ V)$

Oscillator	Test Condition	Min.	Тур.	Max.	Unit
Main crystal	f _{OSC} > 1 MHz	-	-	20	ms
Main ceramic	Oscillation stabilization occurs when the minimum oscillator voltage range is equal to 1.8 V.	-	-	10	ms
External clock (main system)	X_{IN} input High and Low width (t_{XH}, t_{XL})	25	-	500	ns
Oscillator	t_{WAIT} when released by a reset ⁽¹⁾	_	2 ¹⁶ /f _{OSC}	-	ms
stabilization wait time	t_{WAIT} when released by an interrupt ⁽²⁾	_	_	_	ms

NOTE:

1. f_{OSC} is the oscillator frequency.

2. The duration of the oscillation stabilization time (t_{WAIT}) when it is released by an interrupt is determined by the setting in the basic timer control register, BTCON.




Figure 18-4 Operating Voltage Range of S3F80Q5

Table 18-13 AC Electrical Characteristics for Internal Flash ROM

$(T_A = -25)$	°C to	+85	°C)
---------------	-------	-----	-----

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Flash erase/write/read voltage	Fewrv	V _{DD}	1.60	3.3	3.6	V
Programming time (1)	Ftp		20	-	30	μS
Sector erasing time (2)	Ftp1		4	-	12	mS
Chip erasing time ⁽³⁾	Ftp2		32	-	70	mS
Data access time	Ft _{RS}	V _{DD} = 2.0 V		250	-	nS
Number of writing/erasing	FNwe		10,000	Ι	—	Times
Data retention	Ftdr		10	-	_	Years

NOTE:

- 1. The programming time is the time during which one byte (8-bit) is programmed.
- 2. The Sector erasing time is the time during which all 128 bytes of one sector block is erased.
- 3. In the case of S3F80Q5, the chip erasing is available in Tool Program Mode only.

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Electrostatic discharge	V _{ESD}	НВМ	2000	-	Ι	V
		MM	200	-	-	V
		CDM	500	-	-	V

NOTE: If on board programming is needed, it is recommended that add a 0.1 μF capacitor between TEST pin and VSS for better noise immunity; otherwise, connect TEST pin to VSS directly.

Table 18-14 SPI Interface Transmit/Receive Timing Constants

 $(T_A = -25 \circ C \text{ to } +85 \circ C, V_{DD} = 1.8 \text{ V to } 3.6 \text{ V})$


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
	V_{ESD}	SPI MOSI Master Output Delay	Ι	Ι	5.6	
		SPI MOSI Slave Input Setup Time	0.5	Ι	—	
SPI		SPI MOSI Slave Input Hold Time	0.5	_	_	
		SPI MISO Slave Output Delay Time	-	Ι	16	20
		SPI MISO Master Input Setup Time	0.5	Ι	_	ns
		SPI MISO Master Input Hold 0.5		_	_	
		SPI nSS Master Output Delay	_	_	Tspiclk+0.3	
		SPI nSS Slave Input Setup Time	_	_	Tspiclk+0.3	



19 Mechanical Data

19.1 Overview

The S3F80Q5 micro-controller is currently available in a 24-pin QFN package.



Zilog Embedded in Life An IXYS Company




Figure 19-1 24-Pin QFN Package Mechanical Data



20 S3F80Q5 Flash MCU

20.1 Overview

The S3F80Q5 single-chip CMOS microcontroller is the Flash MCU. It has an on-chip Flash MCU ROM. The Flash ROM is accessed by serial data format.

NOTE: This chapter is about the Tool Program Mode of Flash MCU. If you want to know the User Program Mode, refer to Chapter 14 Embedded Flash Memory Interface.



20.2 Pin Assignment




Figure 20-1 Pin Assignment Diagram (24-Pin QFN Package)

Main Chip		During Programming							
Pin Name	Pin Name	Pin No.	I/O	Function					
P0.0	SDAT	5	I/O	Serial data pin. Output port when reading and input port when writing. Can be assigned as a Input/push-pull output port.					
P0.1	SCLK	6	I	Serial clock pin. Input only pin.					
TEST	TEST	4	I	Tool mode selection when TEST pin sets Logic value "1". If user uses the Flash writer tool mode (ex.spw2+ etc.), user should connect TEST pin to V_{DD} . (S3F80Q5 supplies high voltage 12.5 V by internal high voltage generation circuit.)					
nRESET	nRESET	7	I	Chip Initialization					
V _{DD} , V _{SS}	V _{DD} , V _{SS}	24 1	_	Power supply pin for logic circuit. VDD should be tied to + 3.3 V during programming.					

Test Pin Voltage

The TEST pin on socket board for OTP/MTP writer must be connected to V_{DD} (3.3 V). The TEST pin on socket board must not be connected V_{PP} (12.5 V) which is generated from OTP/MTP Writer. So the specific socket board for S3F80Q5 must be used, when writing or erasing using OTP/MTP writer.

20.2.1 Operating Mode Characteristics

When 3.3 V is supplied to the TEST pin of the S3F80Q5, the Flash ROM programming mode is entered. The operating mode (read, write, or read protection) is selected according to the input signals to the pins listed in <u>Table 20-2</u> below.

V _{DD}	TEST	REG/nMEM	Address (A15-A0)	R/W	Mode
	3.3 V	0	0000H	1	Flash ROM read
3.3 V	3.3 V	0	0000H	0	Flash ROM program
	3.3 V	1	0E3FH	0	Flash ROM read protection

Table 20-2 Operating Mode Selection Criteria

NOTE: 0: Means Low level

1: Means High level



21 Development Tools

21.1 Overview

Embedded in Life An DIXYS Compan

Zilog offers software and hardware tools for S3 application development. Alternatively, a complete suite of 3rd party tools can be used. Applications targeting S3F8-series microcontrollers can use either the low-cost Zilog librarybased Development Platform toolset or more sophisticated 3rd party emulator-based development tools. Applications targeting S3C8-series microcontrollers typically require the use of 3rd party emulator-based development tools.

Section 21.2 describes using 3rd party emulators (such as the OPENice i500 or i2000) to interface with a devicespecific target board for application development on S3C8-series (or S3F8-series) microcontrollers. Section 21.3 describes the Zilog library-based Development Platform for Flash-based S3F8-series microcontrollers.

21.2 Emulator-based Development System

Figure 21.1 shows an emulator-based development system utilizing an emulator to interface with an application board through a Zilog-provided Target Board.






Figure 21-1 Emulator-based Development System Configuration

The S3 Emulator Based Development System includes the components listed in the following sections.

21.2.1 Host Software

Host software is required to create and debug S3 application programs in C or assembly language. The host software program converts the application source code into an executable format that is downloaded into the evaluation (EVA) chip on the target board for program execution/debugging. Optionally, the probe adapter cable(s) can be connected between the target board and the application board to debug program interaction with components on the application board.

Zilog provides the Zilog Developer Studio (ZDS) software suite host software package free of charge for any PC running a supported version of the Windows operating system. Alternatively, 3rd party host software packages (such as the IAR Embedded Workbench host software package) are available for purchase from vendor websites. The ZDS S3 software package is available for free download from the Zilog website.

21.2.2 Target Boards

Target boards are available for all S3C8/S3F8-series microcontrollers. Each target board includes the cables and adapters necessary to interface with an application board. The target board can be used with a 3rd party emulator to enable application debugging with or without an application board. Alternatively, the emulator can be used to program the target MCU on the application board using the supplied 10- circuit programming cable. The TB80Q0 target board can be used with application boards targeting the S3F80Q5 MCU.

Figure 21.2 shows how the TP80Q0 Target Board is configured. The symbol " **4**" marks the starting point of the jumper signals.






Figure 21-2 TB80Q0 Target Board Configuration

NOTE:

- 1. TB80Q0 should be supplied 3.3 V normally. So the power supply from Emulator should be set 3.3 V for the target board operation. If the power supply from Emulator is set to 5 V, you should activate 3.3 V regulator on the TB80Q0 by setting the related jumpers; (see Table 21-1).
- 2. The symbol "<" marks start point of jumper signals.



JP#	Description	1-2 Connection	2-3 Connection	Default Setting
S1 (POWER_SELEC TION)	Target board power source	Use External VDD	Use Emulator VDD	Join 2-3
JP1 (IVC_POWER)	IVC power selection	Use 1.8V regulator	Use VDDMCU	Not connect
JP2	Operation Mode	H: Test-Mode	L: Main-Mode	Join 2-3
JP3	Target board mode selection	H: Main-Mode	L: EVA-Mode	Join 2-3
JP4	Clock source selection	When using the internal clock source which is generated from Emulator, join connector 2-3 and 5-6 pin. If user wants to use the external clock source like a crystal, user should change the jumper setting from 1-2 to 4-5 and connect Y1 to an external clock source.		Emulator 2-3 5-6
JP5	ENIDLE signal connection	ENIDLE signal connection		Not connect
JP6	ENSTOP signal connection	ENSTOP signal connection		Not connect
JP7 (VDD_TO_USER)	Target System is supplied V_{DD}	Target Board supplied V _{DD} from user system	Target Board is not supplied V _{DD} from user system	ON setting
JP8, JP9	POWER connector	JP8: VCC JP9: GND		-
SW1	Smart Option at address 3EH	Dip switch for Smart Option. This 1 byte is mapped address 3EH for special function. Refer to page 2-3.		Not connect
SW2	Smart Option at address 3FH	Dip switch for Smart Option. This 1 byte is mapped address 3FH for special function. Refer to page 2-3.		Not connect
SW3	Generation low active reset signal to S3F80Q0 EVA- chip	Push switch		-
JP_DIP6	SPGM_PORT	SPGM_PORT		-

Table 21-1	Setting of the Jumper in TB80Q0 Target Board
------------	--



nRESET LED

This LED is OFF when the Reset switch is ON.

IDLE LED

This is LED is ON when the evaluation chip (S3E80Q0) is in idle mode.

• STOP LED

This LED is ON when the evaluation chip (S3E80Q0) is in Stop Mode.

Pin assignments for the TB80Q0 Target Board are shown in Figure 21.3.




Figure 21-3 50-Pin Connector Pin Assignment for User System

21.2.3 Optional Probe Adapter Cable(s) and Application Board

The target board can be connected to a customer-designed application board using the optional probe adapter cable(s), as shown in Figure 21.4. This allows the EVA chip on the target board to interact with components on the application board while debugging the application.






Figure 21-4 TB80Q0 Probe Adapter Cable and Application Board

21.3 Zilog Library-based Development Platform

The Zilog developer platform is a suite of low-cost highly-integrated software and hardware tools for any PC running a supported version of Windows. The developer platform is composed of three components – the host Integrated Development Environment (IDE) software, the S3 Flash In-System Programmer (ISP) II USB interface, and a development board with a standard 10-pin ISP II connector. Together, these tools cost only a fraction of the price of most other 3rd party compilers, programmers/ emulators, or target boards.

Features include:

- Very low cost development tools
- Easy setup
- Source-level debugging using the application hardware board

21.3.1 Zilog Developer Platform Components

Figure 21.5 shows the simplicity of connecting all of the components of the Zilog developer platform.




Figure 21-5 Zilog Development Platform

21.3.1.1 ZDS IDE

The Zilog Developer Studio (ZDS) Integrated Development Environment (IDE) is a suite of software tools that run on a Windows-based host PC. These tools include an editor used to create application programs in C or assembly, a compiler, assembler, a linker used to convert the application source code into an executable program image, and a debugger that allows the developer to single-step their application source code while it is executing on the actual target HW platform.

ZDS is completely free of charge and available from the Zilog website. For more information about the features of



the ZDS IDE, please refer to the Zilog Developer Studio Help file integrated within the ZDS IDE by clicking the Help Topics item available through the IDE's Help menu, or by pressing F1 on the PC keyboard.

21.3.1.2 S3 Flash ISP II

The Zilog S3 Flash ISP II is a low cost hardware interface between the PC and the application board or Zilog development board. The ISP II connects to the Windows PC through a USB cable and connects to the application or development board through a 10-pin ribbon cable. ZDS uses the ISP II to access Flash memory on the S3 target for read, erase, and program operations. Additionally, ZDS can use the S3 Flash ISP II to debug applications built with a Zilog-provided debug library.

21.3.1.3 Application/Development Board

The S3 Flash ISP II communicates with the S3 microcontroller on a Zilog development board, or a customer application board, through a 10-pin ribbon cable. This requires the application or development board design to include the components shown in Figure 21.6.




Figure 21-6 PCB Design Guide for In System Programming

Some S3 devices have a VPP/Test pin shared with a GPIO pin which can also be configured as the Reset pin. When designing a PCB that requires In-System Programming support for S3 devices with a shared VPP/ Reset pin, do not connect the Reset signal (pin 6) from the 10-pin ISP II connector to the S3 MCU. Instead, connect the MCU VPP/ Reset pin to the Test/ VPP signal (pin 2) of the ISP II connector with R_{RST} and C_{RST}. In this instance, it is not necessary to include R_{VPP} or C_{VPP}.

Table 21.2 shows the recommended values for the passive components in the ISP II circuit of Figure 21.6.

ISP Signal (Pin Number)	Passive Component	Notes
VPP/ Test (2)	C _{VPP} = 0.1 uF R _{VPP} = 10K	If the S3 MCU has a shared VPP/Reset pin, connect the ISP II VPP/ Test pin to the MCU VPP/Test pin.
VDD (4)	$C_{VDD} = 0.1 \text{ uF}$	
Reset (6)	C _{RST} = 0.1 uF	



	$R_{RST} = 40K$	
SDAT (8) SCLK (10)		The ZDS IDE and S3 Flash ISP II cannot be used to debug applications that use the GPIO pins associated with the SCLK & SDAT signals. In this instance, it is only possible to access Flash Memory in the target S3 MCU.
GND (1,3,5,7,9)		Connect all odd number pins of the ISP connector to GND on the target board and S3 MCU

Refer to the schematic diagram in the appropriate Zilog Development Kit User Manual for a complete reference design that includes an ISP II interface circuit applicable to a particular series of S3 devices. Zilog recommends keeping the traces connecting SCLK and SDAT to the ISP II connector as short as possible.

21.3.2 Compatibility with 3rd Party Tools

The Zilog IDE can also be used with 3rd party development tools. For example, the ZDS IDE can program a Hex file generated by a 3rd party compiler such as the IAR Embedded Workbench using the Zilog S3 Flash ISP II or a 3rd party programmer such as the OPENice-i2000 emulator. Information regarding 3rd party development tools can be found in section 21.4.

21.3.3 Benefits and Limitations of Zilog Development Tools

Zilog development tools provide a low cost turnkey solution capable of creating and debugging S3 applications on Zilog development boards or customer application boards. Debugging applications on a particular S3 target typically requires the application to be built with a Zilog-provided debug library that is capable of interfacing with the S3 Flash ISP II. The debug library consumes some amount of code space on the S3 target depending on the set of debugging features supported by the particular debug library linked to the application.

The ZDS IDE and S3 Flash ISP II can be used to program Flash memory on all Zilog S3 microcontrollers; however, single-step debugging support may not be available for every series of Zilog S3 microcontroller. For more information regarding the debugging features available on a particular S3 microcontroller, refer to the S3 ISP II Interface Debug Library chapter of the Zilog Developer Studio Help file available within the ZDS S3 IDE.



21.3.4 Development Tools

Zilog, in conjunction with third parties, provides a complete line of development tools that support the S3 Family of Microcontrollers. With long experience in developing MCU systems, these third party firms are bonafide leaders in MCU development tool technology.

In-Circuit Emulators

• <u>YIC</u> – OPENice-i500/2000

OPENice-i500	YIC System	
	 TEL: 82-31-278-0461 FAX: 82-31-278-0463 E-mail: support@yicsystem.com URL: http://www.yicsystem.com 	
OPENice-i2000	YIC System	
	 TEL: 82-31-278-0461 FAX: 82-31-278-0463 E-mail : support@yicsystem.com URL: http://www.yicsystem.com 	

Zilog Library-based Development Tools

- Zilog S3 Flash ISP II
- <u>Zilog</u> <u>S3F80QB0100ZCOG</u>

S3F80QB0100ZCOG	Zilog
	 TEL: (408) 457-9000 FAX: (408) 416-0223 E-mail:s3sales@zilog.com URL: http://www.zilog.com

Programmers (Writer)

- <u>Seminix</u> GW-uni2
- <u>C&A Tech</u> –GW-Pro2
- <u>Elnec</u> BeeHive series
- Zilog S3 Flash ISP II



	GW-uni2		
Gw-uniz Gang Programmer for OTP/MTP/FLASH MCU		Seminix	
	 Support all SAMSUNG OTP and MTP devices with SAMSUNG standard serial protocol format Program up to 8 devices at one time Operation mode: 1.PC base 2.Stand-alone (no PC) Very fast programming speed: OTP(2 Kbps) MTP(10 Kbps) Maximum buffer memory:100 Mbyte Hex data file download via USB port from PC Support simple GUI (Graphical User Interface) Support data format: Intel hex, SAMSUNG hex, Binary Device information can be set by a device part number LCD Display (Stand-alone mode operation) - Display an operation state Touch key (Stand-alone mode operation) System upgradeable 	 TEL: 82-31-703-7891 FAX: 82-31-702-7869 E-mail: sales@seminix.com URL: <i>http://www.seminix.com</i> 	
	 The system firmware can be upgraded simply by user 		
	GW-Pro Gang Programmer	C & A Technology	
	 Programming of 8 MCUs at a time Fast programming speed (2 Kbyte/sec) Possible without PC (standalone) Search operation based on a PC Enough features to support Gang Programmer Off data is also preserved Key Lock function to prevent malfunction Good and bad quantity counter Program completion notification (sound) Easy-to-use (PC) menu 	 TEL: 02-2612-9027 E-mail : jhc115@cnatech.com URL: http://www.cnatech.com 	
	Beehive204	Elnec	
	 Four independent universal programming sites Two BeeHive 204 multiprogrammers can be attached to one PC to better utilize programming workplace Extremely fast programming, one of the fastest programmers in this category. Sustainable programming speed greater than 5 Mbytes per second 	 TEL: +421-51-7734328 FAX: +421-51-7732797 E-mail:tech2@elnec.com URL: http://www.elnec.com 	



	 Powerful independent pin driver circuit for each and every pin of the programmer In-circuit programming capability through ISP connector Very low voltage support for the latest Flash memory chips ESD protection on each pin of the socket's USB (up to 480 Mbit/s) interface to PC Comfortable and easy-to-use control program; works with all versions of MS Windows from Windows XP to Windows 10 (32-bit and 64- bit) 	
	S3 Flash In-System Programmer II	Zilog
ation and a second seco	 Zilog's S3 Flash ISP II provides an interface between any development or application board with an S3 microcontroller device to the high-speed USB port of a PC on which Zilog Developer Studio II for S3 Family devices (ZDS II – S3) is installed. The ISP II allows the Flash memory space on any S3 Family device to be programmed, and also offers limited debugging capabilities when used together with the Zilog Debug Library. The following features are available with the S3 Flash ISP II when using ZDS II for S3 Family devices: Download code to Flash and begin to program execution Break program execution arbitrarily Single-step debugging of the application, view/edit memory and S3 special function registers. Resume normal program operation after a breakpoint Insert multiple breakpoints in a program at compile/assembly time 	 TEL: (408) 457-9000 FAX: (408) 416-0223 E-mail:s3sales@zilog.com URL: <i>http://www.zilog.com</i>

To obtain the S3 Family development tools that will satisfy your S3F80Q5 development objectives, contact your local <u>Zilog Sales Office</u>, or visit Zilog's <u>Third Party Tools page</u> to review our list of third party tool suppliers.